Design and Analysis of Soft Switched PWM Full Bridge DC–DC Converter for Regulated Voltage M.Subbarao¹ R.S.Srinivas² M.V.Sudarsan³ P.NagaLakshmi⁴

¹.Asst. professor in dept. of EEE, Vignan University, Vadlamudi, A.P, India
 ².Asst.professor in dept. of EEE, University College of Engineering&Technology, ANU, A.P, India
 ³Asst. professor in dept. of EEE, VLITS, Vadlamudi, A.P, India
 ⁴Asst. Professor in dept. of EEE, Bapatla Women's Engineering College, Bapatla, A.P, India

Abstract— - In this paper, The new soft switched full bridge converter associated with a nondissipated snubber operates using phase-shift control and coupled output inductor to reduce the circulating current in primary and the voltage stress in the secondary side, this results in reduced conduction losses and switching frequency their by regulated output voltage is achieved. The proposed converter is analyzed using MATLAB/Simulink software.

Keywords— Full bridge converter, regulated output voltage, soft switch.

I.

INTRODUCTION

Switch-mode power supplies are employed in dc voltage step-up or step-down, as several dc-dc converters can be used for this purpose. Soft switching PWM topologies [3, 4, 5,6] have advantages such as low switching losses, Constant frequency of operation and simple control, However they have load limitation and high current or voltage ratings for semiconductor devices.

The full-bridge converter is widely used in medium-tohigh Power dc–dc conversions because it can achieve Softswitching without adding any auxiliary switches. The phaseshift full-bridge (PSFB) topology is one of the most popular choices when dealing with isolated dc-dc conversion, mainly due to its high efficiency and low electromagnetic interference (EMI) [11]. However, the circulating loss in primary is high for a conventional PSFB converter especially in high input current application. Soft switching techniques have been proposed for PWM full bridge converter and can be classified into two types: one is zero-voltage-switching (ZVS) [12] and the other is zero voltage and zero-current-switching (ZVZCS) [13]. In ZVZCS PWM full-bridge converters, one leg achieves ZVS, and the other leg achieves ZCS [14].

A dc-dc full-bridge converter using the no dissipative snubber presented in [15] has proven to be adequate. This topology also develops some prominent advantages, since soft switching is achieved for a wide load range and conduction losses are almost the same as those in the hardswitched converter. This paper proposes a dc-dc fullbridge topology with soft switching of the controlled semiconductors switches to achieve regulated output voltage.

This paper is organized as follows: Section II shows the block diagram of proposed full bridge converter. Section III describes the operating modes of proposed converter. Section IV shows the designing procedure of proposed converter. Section V presents the simulation and results of proposed converter. Section VI is conclusion.

II.

III.

. DC-DC FULL-BRIDGE CONVERTER

Fig. 1 shows the block diagram of full-bridge converter associated with a non-dissipative snubber. This topology employs a coupled output inductor to minimize the currents through the primary winding and the main switches, resulting in reduced conduction losses and high switching frequency .The snubber cell introduced here is an adaptation of the structure presented in [15].



OPERATING PRINCIPLE

In order to study the proposed topology, the operation of the converter shown in Fig. 1 is divided in eight stages shown in Fig(2) to Fig.(9). A single part is considered in the analysis due to the inherent symmetry of the circuit. The main waveforms are shown in Fig. 10.

The analysis is based on the following assumptions:

- all switches and diodes are ideal;
- the input voltage *Vi*' is equal to the output voltage of the interleaved boost converter, represented by *Vo*;
- the voltage across capacitor *Cb*' is considered constant and ripple-free;

- the input current *I*^{*i*} is constant and flows through capacitor

 C_b '.

First Stage (t_0 ', t_1 '): Switches S_1 ' and S_4 ' are turned on at the beginning of the stage. The voltage across the primary winding is equal to that across capacitor C_b ' (V_{Cb} '). There is power transfer from the primary side to the secondary side. The stage finishes when switch S_4 ' is turned off.

The voltage across inductor *L*_{*fl*} ' is:

$$V_{\rm Lf1}'(t) = \frac{V_{\rm i}'}{n} V_0'$$
(1)

Consequently the voltages across the secondary windings of the transformer can be obtained as:

$$V_{sl}(t) = V_{s2}(t) = V_{Lfl}(t) + V_0'$$
(2)

The time interval that corresponds to this stage is:

$$\Delta t_{1'} = t_{1'} t_{0'} = \frac{\alpha' n L_{f1'}}{1 - n \frac{V_{0'}}{V_{1'}}} \sqrt{\frac{C_{r'}}{C_{r'}}}$$
(3)

Second Stage (t_1 ', t_2 '): This stage begins when switch S_4 ' is turned off. Capacitors C_{r4} ' is charged to the input voltage, until diode D_{r2} ' is reverse biased.

The voltage across inductor *L_{fl}* is:

$$V_{Lfi'}(t) = \frac{1}{n} \left[-\frac{I_{i}}{C_{r4}\omega_{0p}} \sin(\omega_{0p}'t) + V_{i}'\cos(\omega_{0p}'t) \right] - V_{0}'(4)$$
$$i_{Lr}'(t) = \frac{V_{i}'}{L_{r}}t$$
(5)

The time interval that corresponds to this stage is:

$$\Delta t_{4}' = t_{4}' - t_{3}' = \frac{\alpha'}{K_{1}'\omega_{0}'}$$
(6)

Fifth Stage (*t*₄', *t*₅'): This stage begins when switch S_1 ' is turned off in zero voltage condition, because the current through L_r ' equals I_i '. At the same time, there is resonance between L_r ', C_{r1} ', and C_{r2} '. The voltages across capacitors C_{r1} ' and C_{r2} ' are $-V_{Cr1}$ ' and null, respectively. Switch S_3 ' is then turned on in zero voltage condition.

The time interval that corresponds to this stage is:

$$\Delta T_{2}' = t_{2}' - t_{1}' = \frac{1}{\omega_{0}'} \sqrt{\frac{L_{p}'}{L_{r}'}} \left(\frac{x'+1}{x'}\right) \tan^{-1} \left[\frac{K_{2}'}{\alpha'}\right]$$
(7)

Third Stage (*t*², *t*³): The current is freewheeling through he primary winding, as switch *S* ² can be turned on in zero voltage condition, since the current flows through D_2 '. The voltage across coupled inductor L_{f2} ' causes the current through the primary winding to decrease quickly until it becomes null, as the current through L_{f2} ' becomes maximum. This stage is responsible for phase shift control, and it finishes when S_{aux1} ' is turned on in zero current condition due to inductor L_r '. The voltages across C_{r1} and C_{r2} ' are equal to null and V_i ', respectively.

The voltages across inductors L_{f1} and L_{f2} are:

$$V_{Lf1}' = \frac{L_{f1}'}{L_{f2}' - L_{f1}}, V_0'$$
(8)

$$V_{Lf2}' = \frac{L_{f2}'}{L_{f1}' - L_{f2}'} V_0'$$
(9)

The time interval that corresponds to this stage is: $\Delta t_{3}{\,}'= \eqno(10)$

$$\frac{T_{s}'}{2} - (\Delta t_{1}' + \Delta t_{2}' + \Delta t_{4}' + \Delta t_{5}' + \Delta t_{6}' + \Delta t_{7}' + \Delta t_{8}')$$

Fourth Stage (t_3 ', t_4 '): Switches S_2 ' and S_{aux1} ' are turned in zero current condition. The current through L_r ' increases linearly until it reaches I_i '. This stage finishes when switch S_1 ' is turned off in zero voltage condition.

The current through resonant inductor L_r ' is:

The voltages across resonant capacitors C_{r1} , and C_{r2} , are:

$$V_{cr1}'(t) = -\frac{I_0'}{\alpha'(X'+1)} \sqrt{\frac{Lr'}{Cr'}} \left[1 - \cos(\omega_0't)\right] \quad (11)$$
$$V_{cr2}'(t) = -\frac{I_0'X'}{\alpha'(X'+1)} \sqrt{\frac{Lr'}{Cr'}} \left[1 - \cos(\omega_0't)\right] + V_i' \quad (12)$$

The time interval that corresponds to this stage is:

$$\Delta t_5' = t_5' - t_4' = \frac{1}{\omega_0} \cos^{-1} \frac{2X' + 1}{X'}$$
(13)

Sixth Stage (*ts*', *t*₆'): Capacitor C_{r2} ' remains discharged. There is a resonance between L_r ' and C_{r1} '. Then auxiliary switch S_{aux1} ' can be turned off in zero current condition. The stage finishes when the current through L_r ' becomes null. The current through resonant inductor L_r ' is:

$$i_{Lr}(t) = I_i - \frac{V_i}{X} \sqrt{\frac{C_r(X+1)}{Lr}} \sin(\omega_{01}t)$$
 (14)

The voltage across resonant capacitor C_{rI} is:

$$V_{cr1}'(t) = -\frac{V_i'}{X'} \cos(\omega_{01}'t)$$
(15)

The time interval that corresponds to this stage is:

$$\Delta t_6' = t_6' - t_5' = \frac{\sqrt{X' + 1}}{\omega_0'} \sin^{-1} \left[\frac{\alpha' X'}{K_1' \sqrt{X' + 1}} \right] \quad (16)$$

Seventh Stage (t_6 ', t_7 '): The current through L_r ' becomes null. Capacitor C_{rl} ' is fully discharged linearly.

The voltage across resonant capacitor C_{rl} is:

$$V_{cr1}'(t) = \frac{I_i'}{C_r'(X'+1)}t - \frac{V_i'}{X'}$$
(17)

The time interval that corresponds to this stage is:

$$\Delta t_7' = t_7' - t_6' = \frac{K_1'}{\alpha' \omega_0'} \frac{X' + 1}{X'}$$
(18)

Eighth Stage (t_7 ', t_8 '): The voltage across C_{r1} ' becomes null, as switches S_1 ' and S_3 ' are turned on and off

simultaneously, respectively, and a new switching cycle begins. During this stage, there is power transfer to the load.

The time interval that corresponds to this stage is: $\Delta t_{2} = t_{2} - t_{7} = 0$

$$D'T_{s}' - \left[\frac{\sqrt{X'+1}}{\omega_{0}'}\sin^{-1}\left[\frac{\alpha'X'}{K_{1}'\sqrt{X'+1}}\right] + \frac{K_{1}'(X'+1)}{\alpha'X'\omega_{0}'}\right]$$
(19)

where D' is the duty cycle of switch $S_{I'}$.

By definition, the following expressions result:

$$C_{r}' = \frac{C_{r1}'C_{r2}'}{C_{r1}' + C_{r2}'}$$
(20)

$$X' = \frac{C_{r1}}{C_{r2}},$$
 (21)

$$C_{r1}^{72} = C_r^{72}(X^2 + 1)$$
(22)

$$C_{r2}' = \frac{C_r'(X'+1)}{X'}$$
(23)

$$\omega_0' = \frac{1}{\sqrt{L_r' c_r'}}$$
 (24)

$$\omega_{0p}' = \frac{1}{\sqrt{L_p' C_{r4}'}}$$
(25)

$$\omega_{01}' = \frac{1}{\sqrt{L_r' C_{r1}'}}$$
(26)

$$\alpha' = \frac{I_0'}{V_1} \sqrt{\frac{L_r'}{C_r'}}$$
(27)

$$\begin{array}{l} n_1 = n_2 = n \\ C_{12} = C_{12} \\ \end{array}$$

$$(28)$$

$$(29)$$

$$C_{r1}' = C_{r3}'$$
(29)

$$C_{r2}' = C_{r4}'$$
(30)

$$K_{1}' = \frac{I_{0}'}{I_{1}'}$$
(31)

$$K_{2}' = K_{1}' \sqrt{\frac{L_{r}'(X'+1)}{L_{p}'X'}}$$
 (32)

$$K_{3}' = \frac{I_{mag}'}{I_{i}'}$$
 (33)



22); Fig.9 Eight Stage Vg(S1') Vg(S4') Vg(S2') Vg(S3') Vg(S1aux') iLr' vCr1 vCr4' vCr2' t0' t1' t2' t3' t4' t5' t6' t7' t8' t9' t10' t11' t12' Fig.10 operating waveforms

Fig.8 Seventh Stage

This section presents a design procedure for the fullbridge

TABLE I

converter, whose specifications are given in Table I.

FULL-BRIDGE CONVERTER SPECIFICATIONS	
Parameter	Value
DC input voltage	<i>Vi</i> '= <i>Vo</i> =400 V
Output power	<i>Po</i> '=1.5 kW
DC output voltage	<i>Vo</i> '=60 V
Switching frequency	<i>fs</i> '=100 kHz

The resonance frequency fo' must be greater than the switching frequency f_s :

$$f_0' = \frac{f_s'}{0.083} = \frac{100.10^3}{0.083} = 1.2MHZ$$
(37)

The design of the resonant elements is related to (78). Then

expression (36) can be written as:

$$\omega_0' = \frac{1}{\sqrt{Lr'Cr'}} = 2\pi f_0'$$
 (38)

Substituting (78) in (79) gives:

V.

$$Lr' Cr' = 1.76.10^{-14}$$
(39)

Analogously, expression (39) can be rearranged as:

$$\frac{\mathrm{Lr}^{2}}{\mathrm{Cr}^{2}} = \left[\frac{\alpha^{2}\mathrm{Vi}^{2}}{\mathrm{I}_{0}}\right]^{2}$$
(40)

$$I_0' = \frac{P_0'}{V_0'} = \frac{1500}{60} = 25A$$
(41)

$$\frac{L_{r}}{C_{r}} = 3136$$
 (42)

Solving the equation system represented by (41) and (42) gives L_r ' and C_r ' as:

$$L_{r}' = 7.43 \ \mu H$$

$$C_{r}' = 2.37 nF$$
(43)

If C_r '=2.37 nF and C_{r2} '=7.5 nF are substituted in (32), one can determined Crl '=3.44 nF, although Crl '=3.3 nF can be chosen.

SIMULATION AND RESULTS

Matlab/Simulink block diagram of the full bridge converter was implemented using the parameters set shown in Table II.Simulink model of converter is shown in fig.(11) without step change in load and with change in step load is shown in Fig.(12). Results of proposed converter are shown in Fig.(13) to Fig.(19).

> TABLE II FULL-BRIDGE CONVERTER PARAMETERS

IV. **DESIGN PROCEDURE**

Parameter	Value
Resonant inductor	<i>L</i> _{<i>r</i>} '=7.43 μH
Resonant capacitors	<i>Cr1</i> '= <i>Cr3</i> '=3.3 nF
	<i>Cr2</i> '= <i>Cr4</i> '=7.5 nF
Primary turns	<i>N</i> _{<i>p</i>} =15
Secondary turns	<i>Ns1</i> = <i>Ns2</i> =5
Bulk capacitor	<i>C</i> ^{<i>b</i>} '=300 μH
Output filter inductor	<i>L</i> _{f1} '=75 μH
Coupled inductor	<i>L</i> _f 2 '=25 μH
Output filter capacitors	<i>C</i> ₀ '=25 μF



Fig.11 MATLAB/Simulink model of full bridge converter



Fig.12 MATLAB/Simulink model of full bridge converter with step change in load



Fig.13 Output voltage without step change in load



Fig.14Load Current without step change in load



Fig.15 Output voltage with step change of load at 0.25 sec.



Fig.16 Load Current with step change of load at 0.25 sec.



Fig17 Voltage and Current waveform of switch S1



Fig.18 Voltage and Current waveform of Saux1

IEEE



Fig.19 Voltage and Current waveform of switch S3

VI. CONCLUSIONS

A PWM full-bridge converter is proposed in this paper, it employs an active snubber with soft switching technique reduces the conduction losses,hence conversion efficiency can be increased. In the meanwhile reduced filter capacitance compared with the traditional full bridge converter. The operation principle features and comparisons are illustrated. Simulation results show the performance of the converter.

REFERENCES

[1] M. Mankikar, "Analysis of various power supply business models," *in*

Proc. Applied Power Electronics Conference and Exposition, 2001, pp. 54–57.

[2] D. Staffiere and M. Mankikar, "Power technology roadmap", in Proc. Applied Power Electronics Conference and Exposition, 2001, pp. 49–53.

[3] R. M. Finzi Neto, F. L. Tofoli, and L. C. de Freitas, "A high-powerfactor

half-bridge doubler boost converter without commutation losses," IEEE

Trans. Ind. Electron., vol. 52, no. 5, pp. 1278-1285, Oct. 2005.

[4] W. Y. Choi, J. Kwon, E. H. Kim, J. J. Lee, and B. H. Kwon, "Bridgeless

boost rectifier with low conduction losses and reduced diode reverse-

recovery problems," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 769-

780, Apr. 2007.

[5] J. M. Kwon, W. Y. Choi, and B. H. Kwon, "Cost-effective boost converter

with reverse-recovery reduction and power factor correction," *IEEE Trans.*

Ind. Electron., vol. 55, no. 1, pp. 471-473, Jan. 2008.

[6] I. Barbi and C.M.T. Cruz, "Unit power factor active clamping single phase

three level rectifier", *in Proc. Applied Power Electronics Conference and Exposition*, 2001, pp. 331–336.

[7] Y. Jang and M. M. Jovanovic, "Interleaved boost converter with intrinsic

voltage-doubler characteristic for universal-line PFC front end," IEEE

Trans. Power Electron., vol. 22, no. 4, pp. 1394–1401, July 2007.

[8] F. L. Tofoli, E. A. A. Coelho, L. C. de Freitas, V. J. Farias, and J. B. Vieira Jr. "Proposal of a soft-switching single-phase three-level rectifier,"

IEEE Trans. Ind. Electron., vol. 55, no. 1, pp. 107–113, Jan. 2008.

[9] P. W. Lee, Y. S. Lee, D. K. W. Cheng, and X. C. Liu, "Steady-state analysis of an interleaved boost converter with coupled inductors,"

Trans. Ind. Electron., vo1. 47, no. 4, pp. 787–7950, Aug. 2000.

[10] W. Li and X. He, "An interleaved winding-coupled boost converter with

passive lossless clamp circuits," IEEE Trans. on Power Electron., vol.

22, no. 4, pp. 1499–1507, July 2007.

[11] A. J. Mason, D. J. Tschirhart, and P. K. Jain, "New ZVS phase shift

modulated full-bridge converter topologies with adaptive energy storage

for SOFC application," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp.

332–342, Jan. 2008.

[12] W. Chen, X. Ruan, and R. Zhang, "A novel zero-voltage-switching PWM full bridge converter," *IEEE Trans. Power Electron.*, vol. 27,

no. 2, pp. 793–801, March 2008.

[13] X. Ruan and B. Li, "Zero-voltage and zero current switching PWM hybrid full-bridge three-level converter," *IEEE Trans. Ind. Electron.*, vol

52, no. 1, pp. 213–220, Feb. 2005.

[14] X. Wu, X. Xie, J. Zhang, R. Zhao, and Z. Qian, "Soft switched full bridge dc–dc converter with reduced circulating loss and filter requirement," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1949–

1955, Sept. 2007.

[15] L. H. S. C. Barreto, A. A. Pereira, V. J. Farias, L. C. Freitas, and J. B.

Vieira Jr. "A non-dissipative snubber applied to the FORWARD-PWM-

ZVSSR," in Proc. International Power Electronics Congress, 2000, vol.1. p. 237–241.

[16] P. C. Todd, "UC3854 controlled power factor correction circuit design,"

UNITRODE Application Note U-134.

[17] K. M. Smith Jr. and K. M. Smedley, "Properties and synthesis of lossless,

passive soft switching converters," in Proc. 1st International Congress in

Israel on Energy Power & Motion Control, 1997, pp. 112-119.

[18] L. R. Barbosa, B. A. Angélico, and C. H. G. Treviso, "A new interleaved

boost PWM soft switched converter," *in Proc. IEEE International Conference in Industrial Applications*, 2000, pp. 108–113.

[19] A. T. Cezar, A. A. Pereira, and L. R. Barbosa, "An interleaved boost

PWM soft switched converter without stresses", in Proc. IEEE

International Conference in Industrial Applications, 2004, pp. 250–255.

[20] Y. Jang and M. M. Jovanovic, "Soft switching circuit for interleaved

boost converters," *IEEE Trans. on Power Electron.*, vol. 22, no. 1, pp.

80–86, Jan. 2007.

[21] G. Yao, Y. Shen, W. Li, and X. He, "A new soft switching snubber for

the interleaved boost converters," in Proc. 35th Annual IEEE Power Electronics Specialists Conference, 2004, pp. 3765–3769.

[22] J. C. S. Souza, A. A. Pereira, L. C. Freitas, J. B. Vieira Jr., and V. J.

Farias, "A full-bridge self resonant PWM dc to dc converter operating at

reduced conduction and commutation losses and working with three

different transformers," in Proc. IEEE International Symposium Industrial Electronics, 1997, vol. 2, pp. 382–387.