Mishra Jyoti, et. al. International Journal of Engineering Research and Applications www.ijera.com ISSN: 2248-9622, Vol. 13, Issue 1, January 2023, pp. 15-18

RESEARCH ARTICLE

OPEN ACCESS

Low Power Consumptions Voltage Controlled Oscillator designed at nano scale technology for short range communications system

Mishra Jyoti^{*}, Arunendra Nath Tripathi^{*}, Rajkumar Tiwari^{**}

^{*}Research scholar Department of Physics and Electronics Dr Ram Manohar Lohiya Awadh University Ayodhya Uttar Pradesh India

**Prof. Department of Physics and Electronics Dr Ram Manohar Lohiya Awadh University Ayodhya Uttar Pradesh India

ABSTRACT-

in the present article, a new topology-based oscillator circuit has been presented to design the voltage-controlled oscillator. complimentary compound pair i.e. RKTG pair topology has been used in designing this VCO and resistive feedback also has been taken. The most attractive feature of the presented topology are its low power consumptions and its ability to operate on the very low power supplies, Due to these properties we have present a new model of VCO using RKTG pair, this pair work up to mega to giga hertz. The circuit has been designed on Cadence Virtuoso software using 45nm technology. During analysis it is found that this RKTG pair is working smoothly from few Hz to giga Hz and their power consumptions is of μ W level.

Key Words- VCO, RKTG Pair, Low power consumptions, low noise. Short range applications

Date of Submission: 24-12-2022 Date of Acceptance: 04-01-2023

I. Introductions

In the field of radio communications, continuous and progressive progress is being seen in the field of communications applications without connections in small space. In the present time, there has been sudden increased in the demand for small equipment along with low cost and low power energy consumptions, the main resign for this is their ability to be carried around easily and the availability of there use for a long time. In a developing country like India, there is a huge demand for communications devices with long battery life, reducing the power consumptions of devices is very important step for long term use. Low power consumptions, low noise, low voltage circuit technology, high performance capability, VCO is very important part for multi-purpose audio/radio frequency range in anv communications equipment. CMOS is playing a revolutionary role in reducing the cost of devices,

controlling power consumptions, minimizing communications devices and manufacturing high quality devices.

The researchers and designer and focusing on reducing the power consumptions on the constructions of CMOS based VCO using a variety of technologies and topologies for optimum performance among all the constraints.

Expletory pair- In this part, the author has presented a discussion about the designed pair, this pair is jointly designed by our supervisor and his researcher scholar and name as RKTG pair. This pair basically works on the principal that if two transistor which are complimentary to each other are arranged in such a way that one transistor is in driver stage and other is it fallower then whole pair worked as single transistor like driver transistor. It can be easily under stood by given below diagram.

Mishra Jyoti, et. al. International Journal of Engineering Research and Applications www.ijera.com ISSN: 2248-9622, Vol. 13, Issue 1, January 2023, pp. 15-18



Fig- Basic diagram of RKTG pair

PROPOSED VCO TOPOLOGY- The expletory circuit of proposed VCO is shown in figure2.



Fig 2- Experimental circuit of VCO oscillator

this circuit is divided in three-part; part first is RKTG pair-based amplifier, second pair is oscillatory circuit and last third is feedback. In this circuit design we use 2 NMOS and 2 PMOS i.e. 4 MOS transistor, all MOS transistor having value of w/l is 45 nm with threshold voltage is 120 nm, and in oscillatory circuit value $C_1 \& C_2$ having value 1µF and inductor value is 1pH. The active component value used for basing is input capacitor C_i is 1P and R_i is 100 Ω biasing resistance R_1 and R_2 is 33k Ω and 10k Ω respectively and source resistance 1k Ω and bypass capacitor is 1µF. All the simulations work is done by cadence virtuoso by 45nm technology and transient analysis is done by 100ms.

Simulations result – proposed oscillator show good transient response with stop time 100ms . simulation result is shown in below graph. Proposed oscillator circuit work on proper choice of component and provided better wide range frequencies. This circuit works at few micro watts power. Mishra Jyoti, et. al. International Journal of Engineering Research and Applications www.ijera.com



ISSN: 2248-9622, Vol. 13, Issue 1, January 2023, pp. 15-18

Figure3- Transient response of proposed oscillator at 100MHz frequency



Figure- Noise response of proposed oscillator

II. Conclusion

from above observation it is found that RKTG pairbased amplifier circuit play an important role in communication system with proper choice of circuit element. This oscillatory circuit work at few HZ to GHz with power dissipation in range of few microwatts, this pair is very useful in design higher than 4th generations communications system. Thus RKTG pair based oscillator circuit is very useful to solve real challenges design 5th and other more than communications systems etc.

References-

R. Swansan and J. Meindl, "Ion-implanted [1]. complementary MOS Transistors in lowvoltage circuits," IEEE J. Solid-State Circuits, vol. SC-7, pp. 146-153, Apr. 1972.

- A. A. Abidi, "High-frequency [2]. noise measurements of FET's with small Dimensions," IEEE Trans. Electron Devices, vol. ED-33, pp. 1801-1805, Nov. 1986.
- [3]. K. Chu and D. Pulfrey, "A comparison of CMOS circuit techniques: Differential cascode voltage switch logic versus conventional logic." IEEE J. Solid-state Circuits, vol. SC-22, pp. 528-532, Aug. 1987.
- [4]. K. Yano et al., "A 3.8-11s CMOS 16 x 16 multiplier using complementary pass transistor logic," IEEE J. Solid-State Circuits, vol. 25. pp. 388-395, Apr. 1990.
- M. Kakumu and M. Kinugawa, "Power-[5]. supply voltage impact on Circuit performance for half and lower submicrometer CMOS LSI," IEEE Trans.

Electron Devices, vol. 37, no. 8, pp. 1902-1908, Aug. 1990.

- [6]. J. Craninckx and M. Steyaert, "A 1.8-GHz low-phase-noise CMOS VCO Using optimized hollow spiral inductors," IEEE J. Solid-State Circuits, Vol. 32, pp. 736–744, May 1997.
- [7]. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical Oscillators," IEEE J. Solid-State Circuits, vol. 33, pp. 179–194, Feb.1998.
- [8]. K. Hoshino, E. Hegazi, J. J. Rael, and A. A. Abidi, "A 1.5 V, 1.7 mA 700 MHz CMOS LC oscillator with no upconverted flicker noise," in Proc. IEEE Eur. Solid-State Circuits Conf. (ESSCIRC), 2001, pp. 337– 340.
- [9]. S.-J. Yun, C.-Y. Cha, H.-C. Choi, and S.-G. Lee, "RF CMOS LC-oscillator With source damping resistors," IEEE Microw. Wireless Compon. Lett., Vol. 16, no. 9, pp. 511–513, Sep. 2006..
- [10]. F. Pepe, A. Bonfanti, S. Levantino, C. Samori, and A. L. Lacaita, "AnalysisAnd minimization of flicker noise up-conversion in voltage-biased Oscillators," IEEE Trans. Microw. Theory Tech., vol. 61, no. 6, pp. 2382–2394, Jun. 2013.
- [11]. Raj Kumar Tiwari and Gaya Prasad, A New Circuit Model Of Low Voltage High Gain CMOS Compound Pair Amplifier, Published in International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 –6464(Print), ISSN 0976 –6472(Online), Volume 5, Issue 4, April (2014), pp. 65-71 © IAEME, Journal Impact Factor (2014): 7.2836 (Calculated by GISI).
- [12]. Raj Kumar Tiwari, Shiksha Jain, and Gaya Prasad, Complementary Compound Push Pull Power Amplifier for Wide Frequency Band Applications Using CMOS nanotechnology, International Conference on Electrical and Electronics Engineering (ICE3-2020), 978-1-7281-4/20/\$31.00©2020IEEE.