

High Security Masked AES Based On Retina Image as a Key

N. Balachandrarao, S. Parvathi Nair

Dept. of Electronics and Communication Engineering SRM University Chennai, India

Dept. of Electronics and Communication Engineering SRM University Chennai, India

Abstract

In order to protect “data-at-rest” in storage area networks from the risk of differential power analysis attacks without degrading performance, a high-throughput masked advanced encryption standard (AES) engine is proposed. However this engine adopts an unrolling technique which requires extremely large field programmable gate array (FPGA) resources. In this brief, we aim to optimize the area for masked AES with an unrolled architecture. We achieve this by mapping its operations from GF (2^8) to GF (2^4) as much as possible. We reduce the number of mapping for GF (2^8) to GF (2^4) and inverse mapping for GF (2^4) to GF (2^8) operations of the masked SubBytes step from ten to one. In order to be compatible, the masked MixColumns, masked AddRoundKey, and masked ShiftRows including the redundant masking values carried over GF (2^4). BRAM in FPGA block can be used to reduce hardware resources and with this we can achieve 40.9-Gbits/s.

KeyWords— Advanced Encryption Standard (AES), Masking, field programmable gate array (FPGA), Throughput

I. INTRODUCTION

All of the cryptographic algorithms we have looked at so far have some problem. The earlier ciphers can be broken with ease on modern computation systems. The DES algorithm was broken in 1998 using a system that cost about \$250,000. It was also far too slow in software as it was developed for mid -1970’s hardware and does not produce efficient software code. Triple DES on the other hand, has three times as many rounds as DES and is correspondingly slower. As well as this, the 64 bit block size of triple DES and DES is not very efficient and is questionable when it comes to security. with the help of NIST a brand new AES came into existence.

In 1999, Kocher *et al.* first broke the normal advanced encryption standard (AES) [1] by means of power analysis attacks. Later, the differential power analysis (DPA) attack was further developed as one of the most promising power analysis attacks. From then on, numerous efforts have been devoted to the development of efficient countermeasures for the AES implementations against DPA attacks. Two representatives are the multiplicative masking and the Boolean masking. They both try to remove the correlation between the power consumption and the secret keys. The multiplicative masking can be realized by using either standard CMOS cells at the gate level (which has been proved to be insecure in terms of glitch attacks) or nonstandard CMOS cells (which has been proved to be DPA resistant and glitch free but requires a semiautomatic design flow). On the other hand, the Boolean masking can be easily realized at the algorithmic level and is immune to

DPA and glitch attacks. The Boolean masking has the advantage of easy implementation because it does not need extra specific hardware as in [3] and [4].

The Boolean masking is a good candidate to be applied to the AES in SANs, but if we directly apply it to the AES, one masked AES’s S-box over GF(2^8) with two 8-bit input and output masks needs to store $28 \times 28 \times 256$ bytes (16.8 Mbytes). Therefore, for a whole 128-bit masked AES with an unrolled architecture, it needs to store around 2952.8 Mbytes. This is too big to be fit into any field programmable gate array (FPGA). To have a feasible FPGA implementation, one possible way is to transform the S-box computation of a masked AES from GF (2^8) to GF (2^4).

We perform the masked AES mainly over GF (2^4), and the related operations like the masked MixColumns, masked AddRoundKey, and masked ShiftRows including redundant masking values are all calculated over GF (2^4). Therefore, we only need to transform the input values from GF(2^8) to GF(2^4) and transform the output values back from GF(2^4) to GF(2^8) once which reduces around 20.5% hardware resources. In addition, we map half resources of the masked S-box onto block RAM (BRAM) which reduces 15.7% hardware resources. We insert pipelined registers into the round calculation and its masked S-box calculation in order to meet the requirement of high throughput for SANs. We show that the area-optimized design can be fit into Xilinx Virtex-6 platform, which provides a feasible alternative protection of the AES on reconfigurable devices. We also perform DPA attack to the iterative version of the masked AES, and we

prove that no correct bytes of the last round key can be guessed from our masked design.

The rest of this brief is organized as follows. Section II Presents the existing works. Section III proposes the optimized AES with an unrolled architecture, presents the detailed design methodologies about the masked S-box and masked MixColumns, and further optimizes the proposed design by inserting pipelined registers.

II. PREVIOUS WORK

Data transformations in a SAN system usually need real-time high-throughput processing regardless of area overheads. In addition, the security issues of “data-at-rest” in a SAN system require an add-in masking to be DPA and glitch attack resistant. Most existing works only concern high throughputs but not the ability to defend DPA and glitch attacks. Gaj and Chodowicz [5] proposed a pipelined structure for the AES on Virtex XCV-1000 FPGA and achieved 12 Gbits/s. Standaert et al. [6] presented the design tradeoff for the further optimization of the AES implementation on FPGA platforms. Unrolling, tiling, and pipelining structures for the AES were discussed in [7]. McLoone and McCanny’s method achieved a throughput of 12 Gbits/s using lookup table (LUT)-based SubBytes [8]. Another approach [9] aimed at the on-the-fly generation of SubBytes was first proposed by Rijmen, one of the creators of the AES. Hodjat and Verbaauwhede presented a fully pipelined SubBytes architecture achieving a throughput of 21.54 Gbits/s . However, all the afore mentioned methods are vulnerable to DPA and glitch attacks. Mangard et al. successfully broke the AES by using the DPA attack at the algorithmic level. Oswald et al. proposed a masked SubBytes over $GF(2^4)$ at the algorithm level, but they only focused on software implementation. Higher order masking schemes have been proposed. They are based on software implementations of the masked AES. The countermeasures used in the work of Golic and Canright and Batina can be attacked successfully by the glitch attack at the gate level. To the best of our knowledge, no previous work has been done on the high-throughput masked AES that has the ability to defend against DPA and glitch attacks. This is due to the required huge hardware area when applying masking to AES at the algorithm level.

III. Proposed masked AES of unrolled architecture

In the Boolean masking implementation, the intermediate Value x is concealed by exclusive-ORing it with the random Mask m . In the round function of the AES, ShiftRows, MixColumns, and AddRoundKey are linear transformations, while

SubBytes is the only nonlinear transformation of the AES. However, the masked nonlinear transformation SubBytes has the characteristic as $S\text{-box}(x \oplus m)$ not equal to $S\text{-box}(x) \oplus S\text{-box}(m)$. In order to mask the nonlinear transformation, a new S-box, denoted as $S\text{-box}'$, is recomputed as $S\text{-box}'(x \oplus m) = S\text{-box}(x) \oplus m'$, where m and m' are the input and output masks of SubBytes. To mask a 128-bit AES, it usually needs 6-byte random values. These 6 values are defined as $m, m', m_1, m_2, m_3,$ and m_4 . For simplicity, it is defined as $m_{1234} = \{m_1, m_2, m_3, m_4\}$ and the mask for one 32-bit MixColumns transformation, and it also holds that $m'_{1234} = \text{MixColumns}(m_{1234})$. The field $GF(2^8)$ is an extension of the field $GF(2^4)$, over which to perform a modular reduction needs an irreducible polynomial of degree 2, $x^2 + \{1\}x + \{e\}$, and another irreducible polynomial of degree 4, $x^4 + x + 1$. In order to reduce the hardware resources, to calculate the masked AES engine mainly over $GF(2^4)$. Fig.3.1 shows the proposed masked AES, which moves the mapping and inverse mapping outside the AES’s round functions. The plaintext and the masking values are mapped once from $GF(2^8)$ to $GF(2^4)$, and all the intermediate operations are computed over $GF(2^4)$. Finally, the cipher text is mapped back from $GF(2^4)$ to the original field $GF(2^8)$. In this brief, all the masking values need to be mapped from $GF(2^8)$ to $GF(2^4)$, and denote as $m_{84} = \text{map}(m)$, $m'_{84} = \text{map}(m')$, $m_{1234,84} = \text{map}(m_{1234})$, and $m'_{1234,84} = \text{map}(m'_{1234})$. The adjustment of the masked SubBytes and masked MixColumns is discussed in the following, and the masked ShiftRows and masked AddRoundKey remain the same.

A. Optimized Masked S-Box over $GF(2^4)$

In order to move the mapping and inverse mapping outside AES’s round operation, The exchange of computational sequence of masked affine and inverse mapping functions within masked S-box. The masked affine function needs to be adjusted with new scaling factors. In Fig. 1(b), map operation is the mapping transformation of 8×8 matrix, and map^{-1} is constructed by the inverse map operation. The input values of the map function are denoted as $(z + m)$ and m , and the output values of the map function are $(z + m)'$ and m' , Where $\{(z + m), m\} \in GF(2^8)$ and $\{(z + m)', m'\} \in GF(2^4)$.

$$\text{It holds that } (z + m + m)' = \text{map}(z + m + m) \quad (1)$$

Where $(z + m)' = \{a * h + mh, a * l + ml\}$ and $m' = \{mh, ml\}$.

As discussed before, map and map' are needed for scaling the output values and the output masking values. The following

steps introduce the procedure to obtain the scaling values. The normal affine function (Ax+b) can be applied to the left and the right sides of (1) as

$$A(z + m + m) + b = \text{Amap}^{-1}(z + m + m)' + b. \quad (2)$$

$$\text{When mapping Equation 2 from } GF(2^8) \text{ to } GF(2^4), \text{ we can get}$$

$$\text{map}(A(z + m + m) + b) = \text{map_Amap}^{-1}(z + m + m)' + b' \quad (3)$$

$$\text{map}(A(z + m) + b) + \text{map } Am = \text{map_Amap}^{-1}(z + m)' + \text{map } b + \text{map_Amap}^{-1}m'. \quad (4)$$

Therefore, we deduce that $\text{map_affine} = \text{map_Amap}^{-1} + \text{map } b$ and $\text{M_affine}' = \text{map_Amap}^{-1}$. The Fig. 3.2 (b) shows the new





Fig 3.1(a): Masked AES



(b)

Fig 3. 1(b): Masked S-box




Fig 2: Affine transform function from $GF(2^8)$ to $GF(2^4)$

B. PROPOSED MASKED MIXCOLUMNS OVER $GF(2^4)$

Masked MixColumns can be scaled to adjust the operations over $GF(2^4)$, and it needs to deduce the scaling factor of a modular multiplication with the fixed coefficients 0X02 and 0X03. If S is 1 byte of MixColumns, it holds that $S = \text{map}(\text{Sh}, S1) \sim \text{Sh}x + S1$, where $S \in GF(2^8)$ and $\text{Sh}, S1 \in GF(2^4)$. Therefore, scaling factors $2x+6$ and $2x+7$ of S equal to $(4\text{Sh}+2S1)x + f\text{Sh}+6S1$ and $(5\text{Sh}+2S1)x + (f\text{Sh}+7S1)$. Fig. 3 shows the scaling computation for the masked MixColumns.

C. Optimization for Proposed Architecture

Usually, throughputs can be significantly improved by inserting pipeline registers for latency careless designs. For each masked AES's round, we insert six-stage pipelines to enhance the throughputs.




Fig 3: Scaling computation of the masked MixColumns

We insert three pipelines to each round of the masked AES, called outer three pipelines, as shown in Fig. 1(a). The pipeline registers are inserted at the output of each transformation. We insert three pipelines to the masked S-box, called inner three pipelines, as shown in Fig. 1(b). Note that the maximum pipelined stages for our proposed design is

six. In order to be compatible with the encryption procedure, we also insert six-stage pipelines to the key expansion in order not to affect the critical path of the main encryption.

IV. HIGH SECURITY PERFORMANCE

To improve security in the AES instead of manually giving the key, we will extract the key from pixel values of the Retina image. So, we can prevent the hacking of key from various attacks. Thus, the high security AES can be introduced. Here, we use matlab for converting the Retina image portions into pixel (digital) values. The following block diagram fig :IV depicts the idea.




Fig iv: block diagram for key extraction from retina image

V. RESULTS

Here, we showed how masking is perfectly done by masking values both on Encryption and Decryption side. The following Fig:a and Fig:b show perfect masking by introducing both wrong and correct masked outputs.




Fig v(a): Wrong Masked output

Here, we simulated entire AES encryption and decryption using the same masking values on both side. The plain text can be decrypted at output using same masking values and key.




Fig v(b): Correct Masked output

Here, we use retina image for the key to improve high security for the Masked AES more better. We extracted around 10 keys from the test

