RESEARCH ARTICLE

OPEN ACCESS

Fuzzy Controller Based Seven Level Modified H-Bridge Inverter For Grid Connected PV System

P.Srinivasa Reddy¹,S.Shamshul Haq², A.Mallikarjuna Prasad³, S.Thirumalaiah⁴

PG Scholar, Department of EEE, St.Johns College of Engineering, Yemmiganur, India¹ Assistant Professor, Department of EEE, St.Johns College of Engineering, Yemmiganur, India² Associate Professor, Department of EEE, St.Johns College of Engineering, Yemmiganur, India^{3,4}

ABSTRACT

This paper proposes a single-phase seven-level inverter for grid-connected photovoltaic systems, with a novel pulse width-modulated (PWM) control scheme. Three reference signals that are identical to each other with an offset value that is equivalent to the amplitude of the triangular carrier signal were used to generate the PWM signals. The inverter is capable of producing seven levels of output-voltage levels (Vdc, 2Vdc/3, Vdc/3, 0, –Vdc, –2Vdc/3, –Vdc/3) from the dc supply voltage. And it recounts the development of a novel modified H-bridge single-phase multilevel inverter that has two diode embedded bidirectional switches and a novel pulse width modulated (PWM) technique. The topology was applied to a grid-connected photovoltaic system with considerations for a maximum-power-point tracker (MPPT) and a current-control algorithm. Multilevel inverters offer improved output waveforms and lower THD. The circuit topology, modulation law, and operational principle of the proposed inverter were analyzed in detail. A FUZZY control is implemented to optimize the performance of the inverter. MATLAB/SIMULINK results indicate that the THD of the Fuzzy Controller Circuit is much lesser. Furthermore, both the grid voltage and the grid current are in phase at near-unity power factor. By controlling the modulation index, the desired number of levels of the inverter's output voltage can be achieved. The less THD in the seven-level inverter compared with that in the five- and three-level inverters is an attractive solution for grid-connected PV inverters.

INDEX TERMS— Grid connected Photovoltaic system, Maximum power point tracking system, Single phase seven level inverter and fuzzy logic controller.

I. INTRODUCTION

The ever-increasing energy consumption, fossil fuels' soaring costs and exhaustible nature, and worsening global environment have created a booming interest in renewable energy generation systems, one of which is photovoltaic. Such a system generates electricity by converting the Sun's energy directly into electricity. Photovoltaic-generated energy can be delivered to power system networks through grid-connected inverters.

A single-phase grid-connected inverter is usually used for residential or low-power applications of power ranges that are less than 10 kW. Types of single-phase grid-connected topology of this inverter are full-bridge three-level. The three-level inverter can satisfy specifications through its very high switching, but it could also unfortunately increase switching losses, acoustic noise, and level of interference to other equipment. Improving its output waveform reduces its harmonic content and, hence, also the size of the filter used and the level of electromagnetic interference (EMI) generated by the inverter's switching operation. Multilevel inverters are promising; they have nearly sinusoidal output-voltage

waveforms, output current with better harmonic profile, less stressing of electronic components owing to decreased voltages, switching losses that are lower than those of conventional two-level inverters, a smaller filter size, and lower EMI, all of which make them cheaper, lighter, and more compact.




Fig.1. Proposed single-phase seven-level Grid-connected inverter for photovoltaic systems.

www.ijera.com 845 | P a g e


Various topologies for multilevel inverters have been proposed over the years. Common ones are diodeclamped, flying capacitor or multi cell, cascaded H-bridge, and modified H-bridge multilevel. This paper recounts the development of a novel modified H-bridge single-phase multilevel inverter that has two diode embedded bidirectional switches and a novel pulse width modulated (PWM) technique. The topology was applied to a grid-connected photovoltaic system with considerations for a maximum-power-point tracker (MPPT) and a current-control algorithm.

II. PROPOSED MULTILEVEL INVERTER TOPOLOGY

The proposed single-phase seven-level inverter was developed from the five-level inverter in. It comprises a single-phase conventional H-bridge inverter, two bidirectional switches, and a capacitor voltage divider formed by C1, C2, and C3, as shown in Fig. 1. The modified H-bridge topology is significantly advantageous over other topologies, i.e., less power switch, power diodes, and less capacitors for inverters of the same number of levels. Photovoltaic (PV) arrays were connected to the inverter via a dc-dc boost converter. The power generated by the inverter is to be delivered to the power network, so the utility grid, rather than a load, was used. The dc-dc boost converter was required because the PV arrays had a voltage that was lower than the grid voltage. High dc bus voltages are necessary to ensure that power flows from the PV arrays to the grid. A filtering inductance Lf was used to filter the current injected into the grid. Proper switching of the inverter can produce seven outputvoltage levels (Vdc, 2Vdc/3, Vdc/3, 0, -Vdc, -2Vdc/3, -Vdc/3) from the dc supply voltage. The proposed inverter's operation can be divided into seven switching states, as shown in Fig. 2(a)-(g). Fig. 2(a), (d), and (g) shows a conventional inverter's operational states in sequence, while Fig. 2(b), (c), (e), and (f) shows additional states in the proposed inverter synthesizing one- and two-third levels of the dc-bus voltage. The required seven levels of output voltage were generated as follows.

- 1) Maximum positive output (Vdc): S1 is ON, connecting the load positive terminal to Vdc, and S4 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF; the voltage applied to the load terminals is Vdc. Fig. 2(a) shows the current paths that are active at this stage.
- 2) Two-third positive output (2Vdc/3): The bidirectional switch S5 is ON, connecting the load positive terminal, and S4 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF; the voltage applied to the load terminals is 2Vdc/3. Fig. 2(b) shows the current paths that are active at this stage.
- 3) One-third positive output (Vdc/3): The bidirectional switch S6 is ON, connecting the load positive

- terminal, and S4 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF; the voltage applied to the load terminals is Vdc/3. Fig. 2(c) shows the current paths that are active at this stage.
- 4) Zero output: This level can be produced by two switching combinations; switches S3 and S4 are ON, or S1 and S2 are ON, and all other controlled switches are OFF; terminal ab is a short circuit, and the voltage applied to the load terminals is zero. Fig. 2(d) shows the current paths that are active at this stage.
- 5) One-third negative output (-Vdc/3): The bidirectional switch S5 is ON, connecting the load positive terminal, and S2 is ON, connecting the load negative terminal to Vdc. All other controlled switches are OFF; the voltage applied to the load terminals is -Vdc/3. Fig. 2(e) shows the current paths that are active at this stage.
- 6) Two-third negative output (-2Vdc/3):The bidirectional switch S6 is ON, connecting the load positive terminal, and S2 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF; the voltage applied to
- the load terminals is -2Vdc/3. Fig. 2(f) shows the current paths that are active at this stage.
- 7) Maximum negative output (-Vdc): S2 is ON, connecting the load negative terminal to Vdc, and S3 is ON, connecting the load positive terminal to ground. All other controlled switches are OFF; the voltage applied to the load terminals is -Vdc. Fig. 2(g) shows the current paths that are active at this stage.



www.ijera.com 846 | P a g e






Fig.2. Switching combination required to generate the output voltage (*V*ab).

(a) Vab = Vdc. (b) Vab = 2Vdc/3. (c) Vab = Vdc/3. (d) Vab = 0.








Fig.2. (*Continued*.) Switching combination required to generate the output voltage (*V*ab). (e)Vab = -Vdc/3. (f)Vab = -2Vdc/3. (g) Vab = -Vdc

TABLE I

OUTPUT VOLTAGE ACCORDING TO THE SWITCHES' ON-OFF CONDITION

v_0	S_1	S ₂	S ₃	S ₄	S ₅	S ₆
V_{dc}	on	off	off	on	off	off
$2V_{dc}/3$	off	off	off	on	on	off
V _{dc} /3	off	off	off	on	off	on
0	off	off	on	on	off	off
0*	on	on	off	off	off	off
-V _{dc} /3	off	on	off	off	on	off
-2V _{dc} /3	off	on	off	off	off	on
-V _{dc}	off	on	on	off	off	off

Table I shows the switching combinations that generated the seven output-voltage levels (0, -Vdc, -2Vdc/3, -Vdc/3, Vdc, 2Vdc/3, Vdc/3).

A novel PWM modulation technique was introduced to generate the PWM switching signals. Three reference signals (Vref1, Vref2, and Vref3) were compared with a carrier signal (Vcarrier). The reference signals had the same frequency and amplitude and were in phase with an offset value that was equivalent to the amplitude of the carrier signal. The reference signals were each compared with the carrier signal. If Vref1 had exceeded the peak amplitude of Vcarrier, Vref2 was compared with Vcarrier until it had exceeded the peak amplitude of Vcarrier. Then, onward, Vref3 would take charge and would be compared with Vcarrier until it reached zero. Once Vref3 had reached zero, Vref2 would be compared until it reached zero.

www.ijera.com 847 | P a g e




Fig.3. Switching pattern for the single- phase sevenlevel inverter.

Then, onward, Vref1 would be compared with V_{carrier} . Fig. 3 shows the resulting switching pattern. Switches S1, S3, S5, and S6 would be switching at the rate of the carrier signal frequency, whereas S2 and S4 would operate at a frequency that was equivalent to the fundamental frequency. For one cycle of the fundamental frequency, the proposed inverter operated through six modes. Fig. 4 shows the per unit outputvoltage signal for one cycle.

The six modes are described as follows:

Mode 1: $0 < \omega t < \theta_1$ and $\theta_4 < \omega t < \pi$

Mode 2: $\theta_1 < \omega t < \theta_2$ and $\theta_3 < \omega t < \theta_4$

Mode 3: $\theta_2 < \omega t < \theta_3$

Mode 4: $\pi < \omega t < \theta_5$ and $\theta_8 < \omega t < 2\pi$

Mode 5: $\theta_5 < \omega t < \theta_6$ and $\theta_7 < \omega t < \theta_8$

Mode 6: $\theta_6 < \omega t < \theta_7$. (1)




Fig.4. Seven-level output voltage (V_{ab}) and switching angles.

The phase angle depends on modulation index Ma. Theoretically, for a single reference signal and a single carrier signal, the modulation index is defined to be

$$M_a = \frac{Am}{Ac} \tag{2}$$

While for a single-reference signal and a dual carrier signal, the modulation index is defined to be

$$M_a = \frac{Am}{2Ac}$$
 (3)

Since the proposed seven-level PWM inverter utilizes three carrier signals, the modulation index is defined to be

$$M_a = \frac{Am}{3Ac} \tag{4}$$

Where Ac is the peak-to-peak value of the carrier signal and Am is the peak value of the voltage reference signal V_{ref} .

When the modulation index is less than 0.33, the phase angle displacement is

$$\theta 1 = \theta 2 = \theta 3 = \theta 4 = \frac{\pi}{2}$$

$$\theta 5 = \theta 6 = \theta 7 = \theta 8 = \frac{3\pi}{2}$$
(5)

$$\theta 5 = \theta 6 = \theta 7 = \theta 8 = \frac{3\pi}{2} \tag{6}$$

On the other hand, when the modulation index is more than 0.33 and less than 0.66, the phase angle displacement is determined by

$$\theta 1 = \sin^{-1}(\frac{Ac}{Am}) \tag{7}$$

$$\theta 2 = \theta 3 = \frac{\pi}{2} \tag{8}$$

$$\theta 4 = \pi - \theta 1 \tag{9}$$

$$\theta 5 = \pi + \theta 1 \tag{10}$$

$$\theta 6 = \theta 7 = 3\pi/2 \tag{11}$$

$$\theta 8 = 2\pi - \theta 1 \tag{12}$$

If the modulation index is more than 0.66, the phase angle displacement is determined by

$$\theta_I = \sin^{-1}(\frac{Ac}{Am}) \tag{13}$$

$$\theta_2 = \sin^{-1}\left(\frac{2Ac}{Am}\right) \tag{14}$$

$$\theta 3 = \pi - \theta 2 \tag{15}$$

848 | P a g e www.ijera.com

$$\theta 4 = \pi - \theta 1 \tag{16}$$

$$\theta 5 = \pi + \theta 1 \tag{17}$$

$$\theta 6 = \pi + \theta 2 \tag{18}$$

$$\theta 7 = 2\pi - \theta 2 \tag{19}$$

$$\theta 8 = 2\pi - \theta 1 \tag{20}$$

For M_a that is equal to, or less than, 0.33, only the lower reference wave ($V_{\rm ref3}$) is compared with the triangular carrier signal. The inverter's behaviour is similar to that of a conventional full-bridge three-level PWM inverter. However, if M_a is more than 0.33 and less than 0.66, only $V_{\rm ref2}$ and $V_{\rm ref3}$ reference signals are compared with the triangular carrier wave. The output voltage consists of five dc-voltage levels. The modulation index is set to be more than 0.66 for seven levels of output voltage to be produced. Three reference signals have to be compared with the triangular carrier signal to produce switching signals for the switches.

III. CONTROL SYSTEM

As Fig. 5 shows, the control system comprises a MPPT algorithm, a dc-bus voltage controller, reference-current generation, and a current controller. The two main tasks of the control system are maximization of the energy transferred from the PV arrays to the grid, and generation of a sinusoidal current with minimum harmonic distortion, also under the presence of grid voltage harmonics. The proposed inverter utilizes the perturb-and-observe (P&O) algorithm for its wide usage in MPPT owing to its simple structure and requirement of only a few measured parameters. It periodically perturbs (i.e.,

increment or decrement) the array terminal voltage and compares the PV output power with that of the previous perturbation cycle. If the power was increasing, the perturbation would continue in the same direction in the next cycle; otherwise, the direction would be reversed. This means that the array terminal voltage is perturbed every MPPT cycle; therefore, when the MPP is reached, the P&O algorithm will oscillate around it. The P&O algorithm was implemented in the dc-dc boost converter. The output of the MPPT is the duty-cycle function. As the dc-link voltage $V_{\rm dc}$ was controlled in the dc-ac seven level PWM inverter, the change of the duty cycle changes the voltage at the output of the PV panels. The grid period and phase must be detected. The proposed inverter provides an analog zero-crossing detection circuit on one of its input ports where the grid voltage is to be connected. The zero-crossing circuit then produces an in-phase square-wave output that is fed into the digital I/O port. The feedback controller used in this application utilizes the FUZZY algorithm. The current injected into the grid, also known as grid current I_{grid} , was sensed and fed back to a comparator that compared it with the reference current $I_{\rm gridref}$. $I_{\rm gridref}$ is the result of the MPPT algorithm. The error from the comparison process of I_{grid} and $I_{gridref}$ was fed into the controller. The output of the FUZZY controller, also known as $V_{\rm ref}$, goes through an anti windup process before being compared with the triangular wave to produce the switching signals for S1–S6. Eventually, V_{ref} becomes V_{ref1} ; V_{ref2} and V_{ref3} can be derived from V_{ref1} by shifting the offset value, which was Equivalent to the amplitude of the triangular wave.





Fig.5. Seven-level inverter with closed-loop control algorithm.

www.ijera.com 849 | P a g e



 $\label{eq:fig.} \textbf{Fig.} \textbf{(6)} \textbf{ATLAB SIMULINK MODEL OF MODIFIED H-BRIDGE INVERTER USING FUZZY} \\ \textbf{CONTROLLER}$

IV. SIMULATION AND EXPERIMENTAL RESULTS

A. Simulation Results

SIMULINK simulated MATLAB proposed configuration before it was physically implemented in a prototype. The PWM switching patterns were generated by comparing three reference signals (V_{ref1} , V_{ref2} , and V_{ref3}) against a triangular carrier signal (see Fig. 6). Subsequently, the comparing process produced PWM switching signals for switches S1-S6, as Figs. 7-9 show. One leg of the inverter operated at a high switching rate that was equivalent to the frequency of the carrier signal, while the Other leg operated at the rate of the fundamental frequency i.e. 50hz. Switches S5 and S6 also operated at the rate of the carrier signal. Fig. 10 shows the simulation result of inverter output voltage $V_{\rm inv}$. The dc-bus voltage was set at 300 V (> $\sqrt{2}V$ grid; in this case, $V_{\rm grid}$ was 120 V). The dc-bus voltage must always be higher than $\sqrt{2}$ of Vgrid to inject current into the grid, or current will be injected from the grid into the inverter.

Therefore, operation is recommended to be between Ma=0.66 and Ma=1.0. Vinv comprises seven voltage levels, namely, $V_{\rm dc}$, $2V_{\rm dc/3}$, $V_{\rm dc/3}$, 0, $-V_{\rm dc}$, $-2V_{\rm dc/3}$, and $-V_{\rm dc/3}$. The current flowing into the grid was filtered to resemble a pure sine wave in phase with the grid voltage (see Fig. 11). As $I_{\rm grid}$ is almost a pure sine wave at unity power factor




Fig.7. PWM signals for S1.




Fig.8. PWM signals for S2.

www.ijera.com 850 | P a g e



Fig.9. PWM signals for S3.




Fig.10. PWM signals for S4




Fig.11. PWM signals for S5




Fig.12. PWM signals for S6




Fig.13. Inverter output voltage (V_{inv}).




Fig.14. Grid voltage




Fig.15. Grid current

V. Multilevel Inverter Specifications and Controller Parameters.

The below table depicts the specifications and parameters of the inverter

TABLEII

PV array rated voltage	1.2 kV
Standard Environmental Condition Solar radiation, G Cell temperature, T	1000 W/m ² 25 0 ^C
System Frequency	50 Hz
Switching Frequency	2K Hz
L _b	2.2mh
$L_{ m f}$	3mh
C1-C3	220μF
Inverter output voltage	300v

www.ijera.com 851 | P a g e

VI.CONCLUSION

Multilevel inverters offer improved output waveforms and lower THD. This paper has presented a novel PWM switching scheme for the proposed multilevel inverter. It utilizes three reference signals and a triangular carrier signal to generate PWM switching signals. The behaviour of the proposed multilevel inverter was analyzed in detail. a FUZZY control is implemented to optimize the performance of the inverter. By controlling the modulation index, the desired number of levels of the inverter's output voltage can be achieved. The less THD in the seven-level inverter compared with that in the five- and three-level inverters is an attractive solution for grid-connected PV inverters.

REFERENCES

- [1] M. Calais and V. G. Agelidis, "Multilevel converters for single-phase grid connected photovoltaic systems—An overview," in *Proc. IEEE Int. Symp. Ind. Electron.*, 1998, vol. 1, pp. 224–229.
- [2] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid connected inverters for photovoltaic modules," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1292–1306, Sep./Oct. 2005.
- [3] P. K. Hinga, T. Ohnishi, and T. Suzuki, "A new PWM inverter for photovoltaic power generation system," in *Conf. Rec. IEEE Power Electron. Spec. Conf.*, 1994, pp. 391–395
- [4] Y. Cheng, C. Qian, M. L. Crow, S. Pekarek, and S. Atcitty, "A comparison of diodeclamped and cascaded multilevel converters for a STATCOM with energy storage," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1512–1521, Oct. 2006.
- [5] M. Saeedifard, R. Iravani, and J. Pou, "A space vector modulation strategy for a back-to-back five-level HVDC converter system," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 452–466, Feb. 2009.
- [6] S.Alepuz, S.Busquets-Monge, J. Bordonau, J. A. M. Velasco, C. A. Silva, J. Pontt, and J. Rodríguez, "Control strategies based on symmetrical components for grid-connected converters under voltage dips," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2162– 2173, Jun. 2009.
- [7] J. Rodríguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [8] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-sourceconverter topologies for industrial medium-

- voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945,Dec. 2007.
- [9] M. M. Renge and H. M. Suryawanshi, "Five-level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1598–1160, Jul. 2008.
- [10] E. Ozdemir, S. Ozdemir, and L. M. Tolbert, "Fundamentalfrequencymodulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4407–4415, Nov. 2009.
- [11] R. Stala, S. Pirog, M. Baszynski, A. Mondzik, A. Penczek, J. Czekonski, and S. Gasiorek, "Results of investigation of multicell converters with balancing circuit—Part I," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2610–2619, Jul. 2009.
- [12] R. Stala, S. Pirog, M. Baszynski, A. Mondzik, A. Penczek, J. Czekonski, and S. Gasiorek, "Results of investigation of multicell converters with circuit—Part II," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2620–2628, Jul. 2009.
- [13] P. Lezana, R. Aguilera, and D. E. Quevedo, "Model predictive controlof an asymmetric flying capacitor converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 1839–1846, Jun. 2009.
- [14] M. F. Escalante, J.-C. Vannier, and A. Arzandé, "Flying capacitor multilevel inverters and DTC motor drive applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 809–815, Aug. 2002.
- [15] A. Shukla, A. Ghosh, and A. Joshi, "Static shunt and series compensations of an SMIB system using flying capacitor multilevel inverter," *IEEE Trans. Power Del.*, vol. 20, no. 4, pp. 2613–2622, Oct. 2005.
- [16] J. Huang and K. A. Corzine, "Extended operation of flying capacitor multilevel inverter," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 140–147, Jan. 2006.
- [17] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 611–617, Mar./Apr. 2001.
- [18] E. Villanueva, P. Correa, J. Rodríguez, andM. Pacas, "Control of a singlephase cascaded H-bridge multilevel inverter for grid-connected photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4399–4406, Nov. 2009.
- [19] L. M. Tolbert, F. Z. Peng, T. Cunnyngham, and J. N. Chiasson, "Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles," *IEEE Trans. Ind.*

www.ijera.com 852 | P a g e

- Electron., vol. 49, no. 5, pp. 1058–1064,Oct. 2002
- [20] K. A. Corzine, M. W. Wielebski, F. Z. Peng, and J. Wang, "Control of cascaded multilevel inverters," *IEEE Trans. Power Electron.*, vol. 19, no. 3, pp. 732–738, May 2004.
- [21] J. I. Leon, S. Vazquez, S. Kouro, L. G. Franquelo, J. M. Carrasco, and J. Rodriguez, "Unidimensional modulation technique for cascaded multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1058–1064, Oct. 2002.
- [22] C.-C. Hua, C.-W. Wu, and C.-W. Chuang, "A digital predictive current control with improved sampled inductor current for cascaded inverters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1718–1726, May 2009.
- [23] S. Vazquez, J. I. Leon, L. G. Franquelo, J. J. Padilla, and J. M. Carrasco, "DC-voltage-ratio control strategy for multilevel cascaded converters fed with a single DC source," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2513–2521, Jul. 2009.
- [24] C. Cecati, F. Ciancetta, and P. Siano, "A multilevel inverter for photovoltaic systems with fuzzy logic control," *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4115–4125, Dec. 2010.
- [25] G. Ceglia, V. Guzman, C. Sanchez, F. Ibanez, J. Walter, and M. I. Gimanez, "A new simplified multilevel inverter topology for DC–AC conversion," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1311–1319, Sep. 2006.
- [26] V. G. Agelidis, D. M. Baker, W. B. Lawrance, and C. V. Nayar, "A multilevel PWM inverter topology for photovoltaic applications," in *Proc. IEEE ISIE*, Guimäes, Portugal, 1997, pp. 589–594.
- [27] S. J. Park, F. S. Kang, M.H.Lee, and C. U. Kim, "Anewsingle-phase fivelevel PWM inverter employing a deadbeat control scheme," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 831–843, May 2003.
- [28] J. Selvaraj and N. A. Rahim, "Multilevel inverter for grid-connected PV system employing digital PI controller," *IEEE Trans. Ind. Electron.*, vol. 56, no. 1, pp. 149–158, Jan. 2009.
- [29] N. A. Rahim and J. Selvaraj, "Multi-string five-level inverter with novel PWM control scheme for PV application," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 2111–2121, Jun. 2010.
- [30] M. P. Kazmierkowski, R. Krishnan, and F. Blaabjerg, *Control in Power Electronics Selected Problems*. New York: Academic, 2002.

BIOGRAPHIES



P.SRINIVASA REDDY is doing M.Tech in Power Electronics and Drives in St.Johns College of Engineering, Yemmiganur, Kurnool District. His

research interests are Power Electronics, Ac motor drives



S.SHAMSHUL HAQ is the Assistant Professor in the department of EEE, St.Johns College of Engineering, Yemmiganur. He has 6 years of teaching

experience. His areas of interests are Power systems, Power Electronics, Ac motor drives.



A.MALLIKARJUNA PRASAD has obtained his B.E from MADRAS University in the year 2001. He has obtained his M.E from Sathyabama University in the year 2004. He has 10

years of teaching experience. Presently he is a research scholar in JNTU, KAKINADA. He is working in the area of high power density dc-dc converters



S.THIRUMALAIAH has obtained his B.TECH from S.K University in the year 2002. He has obtained his M.TECH from J.N.TU HYDERABAD

in the year 2008. He has 6 years of teaching experience. Presently he is a research scholar in JNTU, ANATAPUR. He is working in the area of power system control with application of power electronics.

www.ijera.com 853 | P a g e