Imran Mohammad, Ramananjaneyulu K / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 3, May-Jun 2012, pp.2544-2549 FPGA Implementation of a 64-Bit RISC Processor Using VHDL Imran Mohammad¹, Ramananjaneyulu K²

^{1,2}QIS College of Engineering, Ongole-523001, A.P., INDIA.

Abstract: In this paper, the Field Programmable Gate Array (FPGA) based 64-bit RISC processor with built-inself test (BIST) feature implemented using VHDL and was, in turn, verified on Xilinx ISE simulator. The VHDL code supports FPGA, System-On-Chip (SOC), and Spartan 3E kit. This paper also presents the architecture, data path and instruction set (IS) of the RISC processor. The 64-bit processors, on the other hand, can address enormous amounts of memory up to 16 Exabyte's. The proposed design can find its applications in high configured robotic work-stations such as, portable pong gaming kits, smart phones, ATMs.

Keywords: FPGA, RISC, BIST, VHDL, SoC, IS, Exabyte.

1 Introduction

In today's technology, RISC Processors are playing a prominent and the RISC with BIST feature is one of the more dominant test pattern which can provides, in system testing of the Circuit-Under-Test (CUT). BIST design is becoming more complicated with the increase of IC size.

Though the RISC has less instruction set, as its the bit processing size increases then the test pattern becomes complicated and the structural faults are maintained high. And BIST is highly reliable, low cost. BIST is beneficial in many ways: First, it can reduce dependency on external Automatic Test Equipment (ATE). In addition, BIST can provide at speed, in system testing of the Circuit-Under-Test (CUT).

This is crucial to the quality component of testing. Also, BIST can overcome pin limitations due to packaging, make efficient use of available extra chip area, and provide more detailed information about the faults present. In our thesis, a 64 bit RISC processor with limited functionality is designed with an architecture that supports BIST.

The proposed design is done by implementing MICA (Minimal Instruction Set Computer Architecture) architecture. The design is implemented on Xilinx ISE 10.1i Simulator and programmed by using VHDL. The programmed code is supports FPGA Spartan-3E Kit. However, contemporary CAD tools allow the designer of hardwired control units almost as easy as micro programmed ones. This enables the single cycle rule to be enforced, while reducing transistor count.

In order to facilitate the implementation of most instruction as register-to-register operations, ALU is analyzed and an exhaustive set of test patterns is developed.

2 Architectural Design - Implementation

In this session, Architecture, Data path, and the instruction set are described. The FPGA based RISC Processor has its architecture with BIST, control and timing module is a Hardware module. The ALU is divided into two parts as: The Operational Architecture (OA) and the Testing Architecture (TA).

Operational Architecture (OA) does the actual operation of the ALU. It has five units, 4-bit Carry Look Ahead adder (CLA), and a 4-bit AND, OR, XOR and INVERTER gates. There is a PreCLA to prepare the inputs based on the arithmetic operation to be done. There is a MUX which uses the select pins to select one of the results from the above five units.

Testing Architecture (TA), which comes into play only during testing, has a ROM which has the discovered test patterns stored in. There is an address decoder to select which of the test patterns will be applied. There is a TestMUX, which depending on the value on the TestMode pin will present the test pattern or the actual inputs to be operated upon, to the Operation Architecture.




Table 2.1: 33 Instruction Set (IS) for 64 bit RISC Processor

INSTRUCTIONSDESCRIFADD-ADDdest. Src:Arithmetic"dest" and replaciAdditioncontents of "destIAND - LogicalADDdest. SrcANDlogical AND of threplacing the det	Adds "src" to ing the original tination". Both					
Arithmetic"dest" and replaciAdditioncontents of "destoperands are binarIAND - LogicalADDANDlogical AND of th	ing the original tination". Both ry.					
Addition contents of "dest operands are binar IAND - Logical ADD dest. Srd logical AND of th	tination". Both					
IAND - LogicalADDdest. SrdANDIogical AND of th	ry.					
IAND - LogicalADDdest. SrdANDlogical AND of th						
AND logical AND of th	Performs a					
	c. I chomis a					
replacing the de	e two operands					
	estination with					
result.	ALC: NO					
SKIPZ – Skip on Skipz, Skips on						
Zero when data entered	is zero.					
LTR – Load LTR src; Loads						
	register with the value specified					
(286+ privileged) in "src".	in "src".					
LSL – Load LSL dest. Src						
segment Limit segment limit of						
	the destination register if the					
	selector is valid and visible at					
	the current privilege level. If					
	loading is successful the Zero					
-	Flag is set, otherwise it is					
cleared.						
INOT – one's NOT dest; Inverts						
	" dest" operand formatting the 1					
negation (Logical s complement.						
NOT)						
NEG – Two's NEG dest; S						
complement destination from	destination from 0and saves the					
1	0 ((1))) 1 -					
negation 2scomplement of into "dest".	f "dest" back					

	POP –	POP dest; Transfers word at the					
1	Pop Word off	current stack top (SS:SP)to the					
	Stack	destination then increments SP					
	S	by two point to the new stack					
		top. CS is not a valid destination.					
ľ	PUSH –	PUSH src					
	Push Word onto	PUSH immed (80188+only):					
	Stack	Decrements SP by the size of the					
	Stati	operand (two or four, byte					
		values are sign extended) and					
		transfers one word from source					
		to the top (SS: SP).					
	SETS -	SETS dest; Sets the byte in the					
	Set if	operand to1 if the Sign Flag is					
	Signed(368+)	set, otherwise					
	Signed(5001)	Sets the operand to 0.					
	ROL – Rotate	ROL dest, count ;Rotates the					
	Left	bits in the destination to the left					
	Leit	count" times with all data					
	1	pushed out the left side re-					
		entering on the right. The Carry					
		Flag will contain the value of the					
		last bit rotated out.					
	ROR – Rotate	ROR dest, count; Rotates the					
	-						
	Right	bits in the destination to the right "count"					
		Times with all data pushed out					
		the right side re-entering on the					
		left. The Carry Flag will contain					
		the values of the last bit rotatd					
	SAL / SHL –	out.					
	SAL / SHL – Shift Arthemetic	SAL dest, count SHL dest, count; Shifts the					
ļ	Left / Shift	destination left by "count" bits					
l	Len / Shift	desunation left by count bits					

Figure 2.1: 64-bit RISC Processor Architecture.

	vol. 2, issue 3, May	-Juli
Logical	with zeroes	
	Shifted in on right. The carry	
	Flag contains the last bit shifted	
SAR – Shift	out. SAR dest, count; the destination	
Arthemetic Right	right by "count" bits with the	
Arthemetic Kight	current sign bits replicated in the	
	leftmost bit. The carry Flag	
	contains the last bit shifted out.	
SETC – Set if	SETC dest; Sets the byte in the	
Carry (386+)	operand to 1 if the carry flag is	
0001)	set,	- 12
	Otherwise sets the operand to 0.	- 8
SETO – Set if	SETO dest; Sets the byte in the	
Overflow	operand to 1 if the overflow flag	
	is set,	
	Otherwise sets the operand to 0.	
STC – Set Carry	STC ; Sets the Carry Flag to 1.	
ST1 –	ST1 ; Sets the Interrupt Flag to 1,	
Set Interrupt Flag	which enables recognition of all	
(Enable Interrupt)	hardware, interrupts. If an	
	interrupt is generated by a	
	hardware device, an END of	
6	interrupt (EOI) must also be	
	issued to enable other hardware	
1 1 1	interrupts of the same or lower	
	priority.	
SUB –	SUB dest, src; The source is	
Subtract	subtracted from the destination	
	and the result is stored in the	
	destination.	
VERR –	VERR src; Verifies the	
Verify Read	specified segment selector is	
(286+protected)	valid and is readable at the	
	current privilege level. If the	
	segment is readable, the Zero	
-	Flag is set, otherwise it is	
CLC –	cleared. CLC; Clears the Carry Flag.	
Clear Carry	CLC, Clears the Carry Flag.	
Cical Cally		
IXOR –	XOR dest, src; Performs a	
Exclusive OR	bitwise exclusive OR of the	
	operands and returns the results	
	in the destination.	
INAND –	Inand dest, src; Performs a	
Logical NAND	bitwise logical NAND of the two	
-	operands replacing the	
	destination with the result.	
ADDI –	ADD dest, src; Adds " src" to	
Add Immediate	"dest" and replacing the original	
	contents of "dest" Both operands	
	are binary. It performs	
	immediate addition i.e., takes	
	half clock cycle than in add	

2012, pp.2544-25								
	Operation.							
HLT –	HLT; Halts CPU until RESET							
Halt CPU	line is activated, NMI or							
	maskable interrupt received. The							
	CPU becomes domant but							
	retains the CS: IP for later							
	restart.							
SKIPN –	Skipn; Skipsone clock cycle							
Skip on Neg.	when NEG instruction is							
1 0	executed.							
VERW –	VERW Src; Verifies the							
Verify Write	specified segments selector is							
(286+protected)	valid and is rata bleat the current							
	privilege level. If the segment is							
	writable, the Zero Flag is set,							
	otherwise it is cleared.							
CLR –	Clr; It clears every flag used in							
Clear	processor.							
LD – Loads Data	Id dest; Transfer data at the							
from Adress	current address to the destination							
	then increments address to the							
ALC: NOT	point of new address.							
ST – Stores Data	St src; Tranfers data from							
to Adress	destination to the given address.							
ISLL –	SAL dest, count							
Shift Logical Left	SHL dest, count; Shifts the							
	destination left by "count" bits							
-	with zeroes shifted in on right.							
	The Carry Flag contains the last							
	bit shifted out.							
JAL – Jump and	dest, src; Jumps the pointer from							
Link	source to destination . Mainly							
the second se	used in selection of the desired							
7	register at the moment.							
BR – Branch	Br dest; Responsible for							
8 11	disabling the write enable for							
1	registers.							
The enclise sto	and data with faw the managed							

The architecture and data path for the proposed design are shown Fig. 2.1 and 2.2, respectively. Table 2.2 gives the salient technical features of the proposed processor. Table 2.1 provides detailed description of entire 33 instruction set.

 Table 2.2:
 Salient Technical Features of RISC

 processor
 Processor

Features of	RISC processor				
Architecture	MICA				
Instructions	33bit				
Instruction Register	32 bit				
Address Counter	32 bit				
Data memory	64 bit				
Data bus	64 bit				
Address bus	32 bit				




Figure 2.2: Data paths of 64 – RISC Processor.

3 Synthesis Report

Device Utilization Summary								
Logic Utilization	Used	Available	Utilization	Note(s)				
Total Number Slice Registers	209	9,312	2%					
Number used as Flip Flops	55							
Number used as Latches	154							
Number of 4 input LUTs	1,198	9,312	12%					
Logic Distribution								
Number of occupied Slices	694	4,656	14%					
Number of Slices containing only related logic	694	694	100%					
Number of Slices containing unrelated logic	0	694	0%					
Total Number of 4 input LUTs	1,205	9,312	12%					
Number used as logic	1,198							
Number used as a route-thru	7							
Number of bonded IOBs	66	232	28%					
Number of BUFGMUXs	4	24	16%					

Figure 3.1: Synthesis report.




Figure 3.2: Routing Of RISC Processor




Figure 3.3: Floor Planning for RISC Processor

4 Simulation Results

- Shinala	1011	Itesuits									
Now: 100000 ns		 0 300 600 900 1200 1 1 1 1 1 1 1 1									
<mark>ð∏</mark> ¢lk	1										
ð <mark>il</mark> rst	0										
🛚 😽 data_bus	6	64h00000000)6.X 64')6.X 64'h00000000)6.X 64h00000000000000)6.X 64'									
🖬 😽 (pga(3:0)	4"hE	4'h0 4hE									
川 cik	1										
📜 rst	0										
🗉 🕅 data_in(63:0)	6	<u>(6) 64:)6)6), 64:)6), 64:)64:)6), 64:)64:)64:)64:)6), 64:)6), 64:)6)</u>									
🗉 💸 data_out(63:0)	6	64h00000000 6 64' 6. 64'h0000000 6. 64h000000000000000 6. 64'									
<mark>}∏</mark> simple_count	20	0 1 2 3 4 5 6 7 8 9 10111213141516171819 20									
🗉 科 address(31:0)	3	X 32' Ya (a X 32')a X 32' X 32')a. (a X 32' X 32'noo X 32')a (a X 32')a X 32									
operatio	20	20									
🛺 rd_wr	1										
🎝 pstate	ſ	. i f ji f w. e i i f ji i f ji i									
🎝 sys_clk	1										
💦 main_state	f	fetch_op execute_operation fetch_op execute_operation fetch_op execute_operat									
🗉 😽 data_bus	6	<u>(6) 64')6.) 64')6.) 64') 64')6.) 64')64') 64')64')6.) 64')6.) 64')6</u> .)									
🎝 incpc	0										
🖬 😽 pcout(31:0)	3	3X 32h0000 X 32h000000A X 32h0000 X 32h0000000C X 32h0000 X 32h00000									

Figure 4.1: Simulation of top module with central processing unit inputs




Figure 4.2: Simulation results of general purpose register

Now: 100000 ns		o		300			600 	9	00 	120	10	
🖬 😽 reg13(63:0)	6						54'hUUUUU					
🗉 😽 reg14(63:0)	6	(64'hUU	UUUU)	64'hAD	D05)	64'h784	21EED X		64'h00000	00000000000		
🖬 😽 reg15(63:0)	6	(64'hUU	UUUU)	64'n00	n0000 X 64n0000000 X 6			64'h0000 X 64'h00000000 X 64'h				h0000)
🚮 count	30	0	11		1		59		6	30		2
🏹 alu_op	0										\square	
🗉 😽 aluop(4:0)	5'n04	(5'nUU)	5'n0F	X	5'h	00)	5'n01	X	i'h02	5h03		5'h
🗉 😽 sela[2:0]	3ħ0	(3	"hU	X					3'h0			
🗉 😽 selb[2:0]	3ħ1	(3	i'hU	X 3'h	3'h1 3'h0		10 X	3'h3 X 3'h0		X 3'n		
🗉 😽 seld[2:0]	3'n0	(3	nU	X 3'h	'h2 X 3'h1)		3'n0				X	
🗉 😽 outa[63:0]	6	64'h0(X 64'h	ш Х (64'h00000	300 X 644	EEDF X	64'h0000	i0000 X 6	4'h7	8421EED
🗉 😽 outb[63:0]	6	64'h0(00000	X 64'hA	۹D0)	64'h784	21EED X		64'h00000	0000000000		
🛚 😽 daa_out(64:0)	6						65'h00000					
🗉 😽 tmpstora	6	64	64'h0	6. 64	1)¢.,	64'n	64 6. 6	X 64'h0i	000000	64'hFFFF	Ξ)	64'h
🗉 😽 alu_out(64:0)	6	65	65'h0)6.X 65	i)6.,	65 n	65 66		000000	65'h0FFF)	65'h
🗉 🚮 regc(63:0)	6	64'n0	0000000	(ô)	64'	6. 641	00000000	6.) 6	41000000	0000000000		6., 64'
🗉 😽 stack_po	-{	JUUUU	υυυυυυ	υυυυι	J 64'hU	υυυυυυ	υυυυυυυ	U 64'hUU	ມບບບບບເ	υυυυυυυ	64'h	υυυυυυ
🗉 😽 stack_re	6		641000000000000000000000000000000000000									
🚮 push_ptr	2							0				
E' 4 /	n a	•	1 .*			1.	C .1	A .	TTT			

Figure 4.3: Simulation results for the ALU outputs.




Figure 4.4: Simulation results of 33 instructions and memory module

The above results show the simulation of 64 bit RISC Processor. It has clock and reset signal are the input for the top module shows in 4.1.1. It consists of a 16 general purpose register of 64 bit size which is shown in 4.1.2. And the operation of arithmetic logic unit with program counter is shown in 4.1.3. The instruction set having 33 instructions and the memory module shown in figure 4.1.4 and the total processor result is obtained by combining all the results which is verified using Xilinx ISE simulator.

5 Applications

The proposed design can find its applications in automation, high configured robotic work-stations such as, portable pong gaming kits, smart phones, Vender Machines, ATMs, bottling plant, etc.

Bottles start filling from the right side and boxes start to move from the left side. Here four tracks of bottles are used simultaneously therefore packing is made of four bottles. When bottle reaches to the fourth position, box moves to the first position. After that, bottle is dropped in the box and hence, box moves one position ahead. In this way, when box is at the fifth position, signal 'lb' is set to '1' indicating to lift the box.

5.1 Flow Chart for bottling Plant application:




Figure 3: Flow chart for bottling plant

5.2 Algorithm for bottling Plant application:

a=1, b=7, weight=0

loop a till a = 8a = a+1; wait for 15 secs If (a = 4) then drop bottle in box a = a - 1;End If; If (a = 5) then report error in bottle machine End If; End loop; **loop** b till b = 5b = b+1; wait till weight = 1; If (b = 5) then given signal to left box; b = b-1;End If; If (b = 6) then report error in packing machine End if;

End loop;

6 Conclusions

The 64-bit RISC Processor with 33 instructions set and MICA (Minimal Instruction Set Computer Architecture) architecture has been designed and it can be implemented on FPGA. The design is verified on Xilinx ISE 10.1i simulator and programmed by using VHDL. The programmed code can be implemented on FPGA Spartan-3E Kit. ALU is analyzed and an exhaustive set of test patterns is developed. Future work will be added by increasing the number of instructions and make a pipelined design with less clock cycles per instruction and more improvement can be added in the future work.

References

- [1] Samuel O. Aletan,"An Overview of RISC Architecture", Proc. Symposium on Applied Computing, 1992, pp.11-12.
- [2] Design and Implementation of a 64-bit RISC Processor using VHDL, 2009 IEEE.
- [3] Design and Implementation of a 64-bit RISC Processor using System On Chip (SOC), 2011, IJCSCN, 360-370.
- [4] Dal Poz, Marco Antonio Simon, Cobo, Jose Edinson Aedo, Van Noije, Wilhelmus Adrianus Maria, Zuffo, Marcelo Knorich, "Simple Risc microprocessor Core designed For digital set top box applications", Proceedings of the International Conference on Application Specific Systems, Architectures And Processors, 2000, p 3544.
- [5] Brunelli Claudio, Cinelli Federico, Rossi Davide, Nurmi Jari, "A VHDL model And implementation of a coarse grain reconfigurable coprocessor for a RISC core", 2nd Conference on Ph.D. Research in Microelectronics and Electronics Proceedings, PRIME, 2006, p 229232.
- [6] Rainer Ohlendorf, Thomas Wild, Michael Meitinger, Holm Rauchfuss, Andreas Herkersdorf, "Simulated and measured performance evaluation of RISC based SoC Platforms in network processing applications", Journal of Systems Architecture 53 (2007) 703–718.
- [7] Luker, Jarrod D., Prasad, Vinod B., "RISC system design in an FPGA", MWSCAS 2001, v2, 2001, p532536.
- [8] Jiang, Hongtu, "FPGA implementation of controller data path pair in custom Image Processor design", IEEE International Symposium on Circuits and Systems Proceedings,2004, p V141V144.

- [9] Lou Dongjun, Yuan Jingkun, Li Daguang, Jacobs Chris, "Datapath verification With SystemC reference model", ASICON 2005, 6th International Conference on ASIC, 2005, Proceedings, v 2, p 906909.
- Vlachos, T. [10] K. Orphanoudakis, Y. Papaeftathiou, N. Nikolaou, D. Pnevmatikatos, G. Konstantoulakis, J.A. Sanchez P., "Design and performance evaluation of а Programmable Packet Processing Engine (PPE) suitable for high speed network Processors units", Microprocessors and Microsystems 31, 2007, p 188–199.
- [11] John L. Hennessy, and David A. Patterson, "Computer Architecture A Quantitative Approach", 4th Edition; 2006.
- [12] Vincent P. Heuring, and Harry F. Jordan, "Computer Systems Design and Architecture", 2nd Edition, 2003.
- [13] Wayne Wolf, FPGA Based System Design, Prentice Hall, 2005.