Korra Thulasi Bai, J.E.N.Abhilash / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 2,Mar-Apr 2012, pp.770-772

A Low Power Delay Buffer Using Gated Driver Tree

Korra Thulasi Bai (M Tech Student)

Dept. of Electronics and Communication Engineering Swarnandhra college of Engineering and Technology NARSAPUR

West Godavari District Andhra Pradesh India

Abstract— This project presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flip-flops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gated-clock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-driver-tree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power.

Keywords-FIFO, gated clock, ring counter

I. INTRODUCTION

The skyrocketing increasing transistor count and circuit density of modern very large scale integrated (VLSI) circuits have made them extremely difficult and expensive to test comprehensively. The DFT method In a digital processing chip of mobile communications, the delay buffer takes up a large portion of the circuit layout. If the power consumption of the delay buffer could be reduced significantly, the overall power consumption of the digital processing chip could be reduced significantly as well. On the other hand, as these chips are working at even higher operation frequencies, a new, lowpower delay buffer should be operable under high frequencies. Within parentheses, following the example. Some components, such as multi-leveled equations, graphics, and tables are not prescribed, although the various table text styles are provided. The formatter will need to create these components, incorporating the applicable criteria that follow.

J.E.N.Abhilash (Associate Professor)

Dept. of Electronics and Communication Engineering Swarnandhra college of Engineering and Technology NARSAPUR West Godavari District Andhra Pradesh India

II. EASE OF USE


A. MEMORY ORGANISATION:

Memory organization is two-fold. First we discuss the hardware (physical) organization, then the internal architecture. The type of computer and its size do not reflect the type of memories that the computer uses. Some computers have a mixture of memory types. For example, they may use some type of magnetic memory (core or film) and also a semiconductor memory (static or dynamic). They also have a read-only memory which is usually a part of the CPU. Memory in a computer can vary from one or more modules to one or more pcb's, depending on the computer type. The larger mainframe computers use the modular arrangement, multiple modules, to make up their memories. Whereas, minicomputers and microcomputers use chassis or assemblies, cages or racks, and motherboard or backplane arrangements.

B. *PHYSICAL FERATURES:*

The first defining feature of RAM is form factor. RAM modules can be in compact SO-DIMM form for space constrained applications like laptops, printers, embedded computers, and small form factor computers, and in DIMM format, which is used in most desktops. The other physical characteristic determine with by physical examination are the number of memory chips, and whether both sides of the memory "stick" are populated.

.(A) PREVIOUS TECHNIQUE



Korra Thulasi Bai, J.E.N.Abhilash / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com

Vol. 2, Issue 2, Mar-Apr 2012, pp.770-772

Generally, multi inputs are fed to multiplexer and at a time single input is given to the memory block depends on selection line. In our project we are creating 256 rows and 8 columns RAM. Random-access memory (RAM) is a form of computer data storage. Today, it takes the form of integrated circuits that allow stored data to be accessed in any order (that is, at random). "Random" refers to the idea that any piece of data can be returned in a constant time, regardless of its physical location and whether it is related to the previous piece of data. A ring counter is a type of counter composed of a circular shift register. The output of the last shift register is fed to the input of the first register. There are two types of ring counters:

1.A straight ring counter or Over beck counter connects the output of the last shift register to the first shift register input and circulates a single one (or zero) bit around the ring.

2.A twisted ring counter (also called Johnson counter or Moebius counter) connects the complement of the output of the last shift register to its input and circulates a stream of one's followed by zeros around the ring.

(B) PRESENT TECHNIQUE




Fig: Gated Driver Tree

Mainly, it is used to synchronize the input data with memory. And it is used to eliminate loading effect.Derived from the same clock gating signals of the blocks that they drive. Thus, in a quad-tree clock distribution network, the "gate" signal of the th gate driver at the th level (CKE) should be asserted when the active DET flip-flop.


DET :(Double edge triggered flip-flops: double-edgetriggered (DET) flip-flops are utilized to reduce the operating frequency by half The logic construction of a double-edge-triggered (DET) flip-flop, which can receive input signal at two levels the clock, is analyzed and a new circuit design of CMOS DET In this paper, we propose to use double-edge-triggered (DET) flip-flops instead of traditional DFFs in the ring counter to halve the operating clock frequency. Double edge-triggered flipflops are becoming a popular technique for low-power designs since they effectively enable a halving of the clock frequency. Instead of clocked RS flip-flop we are using clock less Cgated elements. And, instead of single edge trigger flip-flop, we are going to use Double edge triggered flip-flops.

(C) APPLICATIONS AND ADVANTAGES

- 1. D.S.P processors
- 2. FPGA
- 3. SYSTEM ALU
- 4. Low power consumption
- 5. Less loading effect
- 6. Occupies less area to implement practically.

(D) Conclusion

Finally, I was conclude in this paper, I have developed a memory with low power and area delay buffer by using VHDL coding and related synthesis reports.



Korra Thulasi Bai, J.E.N.Abhilash / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 2,Mar-Apr 2012, pp.770-772

	[] generalings: Weeken Tolara and Fact Source	
	[2:24]에 1:2 101에 22 101에 22 101에 24 101에 24 101에 24 101에 25 101 1885 101에 25 100 101에 25	
	Answer (Terrer Terrer) Answer (Terrer) Ans	
	x	
	Temphys Ner 2 ∰ to by to den 0, stb	
	ting and the second se	
	Instantian records data seconda process to object? In the "Scillar Conference to object? In the "Scillar Conference to object? In the Scillar Conference to object? In the Scillar Conference to object?	
	Image: Second Street	
	A DESCRIPTION OF A DESC	
	■ present Jung - Windows Roker and Fair Weisse ■ talter 104 - 62 Jahren Hangmann' Bengmann's Heisenstein (Sindatan) ■ 使用 使用 Spen Typel Spen Spen State State State Spectra Spectr	
	□ 2 日 2 日 2 日 2 日 2 日 2 日 2 日 2 日 2 日 2	
	Server to [Informating] None Processing Processing <thp< th=""><th></th></thp<>	
	Subsched Jahr 1 January 0 January 0	
	Hit Server, <u>pg Searcher</u> } } } } } →	
	Henetysche R Dishurdensl, enh	
	aliel 🔤 bin heazon in 4 1 align Summay 💫 gated, dire, h. Norupete 🚫 not 🚫 DET 🚫 Celement 💭 ang, Sourier, p. 💫 Detay, Judie, h. 🖉	
	Instruction and append these serverying processes is when the instruction of instructive serverying processes is when the instruction of the serverying processes is when the serverying processes is a serverying proceses is a serverying processes is a serverying pro	
	in Carack O Loss A Warring A federilar I for Constents	
	8 Start () 8 + * mine-194-0.000m/, D0(00000990400] (2 to prove die bit] [2 100 m/	
	🗿 Start 🖉 🕶 🖉 🕷 💆 life - 52 - 6 (x	
	eferences	
	7. Eberle et al., "80-Mb/s QPSK and 72-Mb/s 64-QAM	
fl	exible and scalable digital OFDM transceiver ASICs for	

- W. Eberle et al., "80-Mb/s QPSK and 72-Mb/s 64-QAM flexible and scalable digital OFDM transceiver ASICs for wireless local area networks in the 5-GHz band," IEEE J. Solid-State Circuits, vol. 36, no.11, pp. 1829–1838, Nov. 2001.
- 2. G. Pastuszak, "A high-performance architecture for embedded block coding in JPEG 2000," IEEE Trans. Circuits Syst. Video Technol., vol.15, no. 9, pp. 1182– 1191, Sep. 2005.
- R. Hosain, L. D. Wronshi, and A. albicki, "Low power design using double edge triggered flip-flop," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 2, no. 2, pp. 261–265, Jun. 1994.