Comparative Study of Multiplier On The Basis Of Power, Area and Speed

DEEPALI K.CHAVAN

International Institute of Information Technology Pune, Maharashtra deepali.chavan84@gmail.com, deepalic_aug10@vlsi.isquareit.ac.in

Abstract: Multiplications are expensive and slow operations. The performance of many computational problems often is dominated by the speed at which a multiplication operation can be executed. This observation has, for instance, prompted the integration of complete multiplication units in state of the art digital signal processors and microprocessors.

For portable application where power consumption is most important parameter, one should reduce the power dissipations much as possible. The proposed algorithm for radix 2 multiplier is one the best algorithm for high speed and low power consumption multiplier.

Multipliers are, in effect, complex adder arrays. Therefore, the majority of the topics discussed in the preceding section are of value in this context as well. The analysis of the multiplier gives us some further insight in to how to optimise the performance (or the area)of complex circuit topologies. After a short discussion of the multiply operation, we discuss basic array multiplier. We also discuss different approaches to partial product generation, accumulation and their final summation.

Keywords : low power ic design,

I.

INTRODUCTION

During the recent past, significant progress in the field of computational fluid dynamics (CFD) has also been made, and CFD is gradually becoming established as an efficient tool in vehicle design. It is recognized that complex flow fields are not easily represented in terms of a closed solution. CFD technology allows for the visualization of complex flow phenomena in a virtual environment that can significantly enhance the learning experience. It has the potential to explore cause-effect relationships through openended analyses, and extends analyses beyond what is possible using traditional experimentation, because the end user can easily visualize complex flow phenomena using color contour plots and velocity vector plots. Additional features available to compute many derived parameters along with user-friendly graphical operations allow highlighting the region of interest for detailed analyses.

II. THE MULTIPLIER

Multiplications are expensive and also operations. The performance of many computational problems often is dominated by the speed at which a multiplication operation can be executed. This observation has, for instance, prompted the integration of complete multiplication units in state of the art digital signal processor and microprocessors. Multipliers are, in effect, complex adder arrays.Therefor,the majority of the topics discussed in the preceding section are of value in this context as well. The analysis of the multiplier gives us some further insight in to how to optimise the performance (or the area) of complex circuit topologies. After a short discussion of the multiply operation, we discuss basic array multiplier. We also discuss different approaches to partial product generation, accumulation and their final summation.

THE MULTIPLIER: Definition

Consider two unsigned binary numbers X and Y that are M and N bits wide, respectively. To introduce the multiplication operation, it is useful to express X and y in the binary representation

I=0 $X=\sum Yi2^{i}$ I=0 $Y=\sum Yi2^{i}$ N

The simplest way to perform a multiplication is use a single two input adder. For inputs that are M and N bits wide, the multiplication takes M cycles , using an N bit adder. This shift and add algorithm for multiplication adds together M partial products. Each partial product is generated by multiplying the multiplicand with a bit of the multiplier-which, essentially, is an AND operation and by shifting the result on the basis of the multiplier bit's position. A faster way to implement multiplication is to resort to an approach similar to manually computing a multiplication. All the partial products are generated at the same time and organized in an array. A multioperand addition is applied to compute the final product.

III. BOOTH MULTIPLIER

Partial product result from logical AND of multiplicand X with a multiplier bit Yi, Each row in the partial-product array is either a copy of the multiplicand or a row of zeroes. Careful optimization of partial product generation can lead to some substantial delay and area reductions. Note that in most cases the partial product array has many zeros that have no impact on the result and thus represent a waste of effort when added .In the case of multiplier consisting of all ones ,all the partial product exit ,while in the case of all zeros ,there is none .This observation allows us to reduce the number of generated partial products by half.

Assume, for example, an eight-bit multiplier of form 0111110, which produce six nonzero partial-product rows. One can substantially reduce the number non zeros by

recording this number of in to different format. The reader can verify that the form 10000010.Using this format, we have add only two partial products, but the final adder has to able to perform subtraction as well. This type of information is called Booth recording, and it reduces partial product to , at most one half. It ensures that for every two consecutive bits, at most one bit will be 1 or -1.reducing the number of partial products is equivalent to reducing the number of additions, which leads to speed up as well as an area reduction. Formally, this transformation is equivalent to formatting the multiplier word in to base -4 schemes, instead of the usual the binary format.

Note that 10101----1 represents the worst case multiplier input because it generates the most partial products (one half).While the multiplication with $\{0,1\}$ is equivalent to AND operation, multiplying with $\{-2,-1,0,1,2\}$ requires a combination of inversion and shift logic. The encoding can be performed on the fly and requires some simple logic gates.

Having a variable size partial product array is not practical for multiplier design, and a modified booth's recording is the most often used instead. The multiplier is portioned into three-bit groups that overlap by one bit. Each group of three is recorded, as shown in table, and forms one partial product. The resulting number of partial produces equals half of the multiplier width. The input bits to the recording process are the two current bits, combined with the upper bit from the next group, moving from msb to lsb.

In simple terms, the modified booth's recording essentially examines the multiplier for string of ones from msb to lsb and replaces them with a leading 1,and a -1at the end of string. For example .011 is understood as the beginning of a string of ones and is therefore replaced by a leading 1 (or 100), while 110 is seen as the end of a string and is replaced by a -1 at the least significant position (or 0-10)

IV. PARTIAL PRODUCT ACCUMULATION

After the partial product is generated, they must be summed. This accumulation is essentially a multioperand addition. A straight forward way to accumulate partial products is by using a number of adders that will form an array – hence, the name, array multiplier. A more sophisticated procedure performs the addition in a tree format.

Formula for conversion

 $Y = \{-2*Bi-1\} + Bi+Bi+1.$

V. THE ARRAY MULTIPLIER

The composition of an array multiplier is shown in figure .There is one to in topological correspondence between this hardware structure and the manual multiplication shown figure. The generation of N partial product require N*M two bit AND gates(in the style of figure)most of the area of multiplier is devoted to the adding of the N partial products, which requires N-1 M bit adders. The shifting of the partial products for their proper alignment is performed by simple routing and does not require any logic. The overall structure can easily be compacted into a rectangle, resulting in very efficient layout. Due to the array organisation, determining the propagation delay of this circuit is not straightforward. Consider the implementation of figure .the partial sum address is implemented as ripple carry structures. Performance optimisation requires that the critical timing path be indentified first.




Fig1.Array Multiplier

VI. CARRY SAVE MULTIPLIER

Due the large number of almost identical critical path, increasing the performance of the structure of figure through transistor sizing yields marginal International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 National Conference on Emerging Trends in Engineering & Technology (VNCET-30 Mar'12)






Fig2.Carry Save Multiplier

Benefits: A more efficient realization can be obtained by noticing that the multiplication result does not change when the output carry bits are passed diagonally downwards



instead of only to the right, as shown in figure, we include an extra adder called vector merging adder to generate the final result. The resulting multiplier is called carry save multiplier, because the carry bits are not immediately added, but rather are saved for the next adder stage. In the final stage, while the structure has slightly increased area cost, it has the advantage it has the advantage that the worst case critical path is shorter and uniquely defined

VII. RESULT RT L FOR CARRY SAVE MULTIPLIER RTI FOR BOOTH _RADIX4 MULTIPLIER



RTL FOR ARRAY MULTIPLIER

AREA REPORT FOR CARRY SAVE MULTIPLIER

Generated by:	Encounter (R) RTL Compiler v09.10-s106
Generated on:	Jan 12 2012 02:42:29 PM
Module:	array mul
Technology library:	typical 1.0
Operating conditions:	typical (balanced tree)
Wireload mode:	enclosed
Area mode:	timing library

Instance	Cells	Cell Area	Net Area	Wireload
array_mul	122	4361	0	<none> (D)</none>
FA9	1	70	0	<none> (D)</none>
FA8	1	70	0	<none>(D)</none>
FA7	1	70	0	<none> (D)</none>
FA6	1	70	0	<none> (D)</none>
FA5	1	70	0	<none> (D)</none>
FA47	1	70	0	<none> (D)</none>
FA46	1	70	0	<none> (D)</none>
FA45	1	70	0	<none> (D)</none>
FA44	1	70	0	<none≻ (d)<="" td=""></none≻>
FA43	1	70	0	<none≻(d)< td=""></none≻(d)<>
FA42	1	70	0	<none> (D)</none>
FA40	1	70	0	<none> (D)</none>
FA4	1	70	0	<none> (D)</none>
FA39	1	70	0	<none> (D)</none>
FA38	1	70	0	<none> (D)</none>
FA37	1	70	0	<none> (D)</none>
FA36	1	70	0	<none≻(d)< td=""></none≻(d)<>
FA35	1	70	0	<none> (D)</none>
FA34	1	70	0	<none> (D)</none>
FA33	1	70	0	<none> (D)</none>
FA32	1	70	0	<none>(D)</none>
E7 01	1	70	۸	Knones (D)

AREA REPORT FOR BOOTH RADIX_4 MULTIPLIER


Generated by Generated on Module: Technology 1 Operating co Wireload mod Area mode:	: ibrary: nditior	Jan 11 Booth typics s: typics enclos	Encounter(R) RTL Compiler v09.10-s106 Jan 11 2012 12:06:03 PM Booth_radix 4 typical 1.0 typical (balanced_tree) enclosed timing library								
Instance	Cells	Cell Area	Net Area	Wireload							
ooth radix 4	216	3978	0	<none> (D</none>)						

AREA REPORT FOR CARRY SAVE MULTIPLIER

Generated by: Generated on: Module: Technology 1i Operating cor Wireload mode Area mode:	brary: ditions	Jan 12 2 carry_s typical typical enclose	typical (balanced tree)								
Instance	Cells	Cell Area	Net Area	Wireload							
carry save mul	120	3802	0	<none> (D)</none>							
FA9	1	70	ō	<none> (D)</none>							
FAS	1	70	0	<none> (D)</none>							
FA7	1	70	0	<none> (D)</none>							
FA41	1	70	0	<none> (D)</none>							
FA40	1	70	0	<none> (D)</none>							
FA39	1	70	0	<none> (D)</none>							
FA38	1	70	0	<none> (D)</none>							
FA37	1	70	0	<none> (D)</none>							
FA36	1	70	0	<none> (D)</none>							
FA34	1	70	0	<none> (D)</none>							
FA33	1	70	0	<none> (D)</none>							
FA32	1	70	0	<none> (D)</none>							
FA31	1	70	0	<none> (D)</none>							
FA30	1	70	0	<none> (D)</none>							
FA29	1	70	0	<none> (D)</none>							
FA27	1	70	0	<none> (D)</none>							
FA26	1	70	0	<none> (D)</none>							
	-		-								

Generated by: Generated on: Module: Technology li Operating cor Wireload mode area mode:	brary: ditions:	Jan 12 20 booth_rac typical 1	.0 (balanced_tree)
Instance	Cells	leakage ROMEX	dynamictotal Rover Rover
arry_save_mul	216	8.880	163618.643.163632.524

TIMING REPORT FOR CARRY SAVE MULTIPLIER



POWER REPORT FOR ARRAY MULTIPLIER

<u>Rc:</u> \≻report pow	er		
Generated by: Generated on: Module: Technology li Operating con Wireload mode <u>area</u> mode:	brary: ditions:	Jan 12 20 array_mil typical 1	.0 balanced_tree)
Instance	Cells	leakage ROWEL	dynamictotal Rover Rover
carry_save_mul	121	30.903	421389.099 421420.001

POWER REPORT FOR CARRY SAVE MULTIPLIER

Generated by: Generated on: Module: Technology li Operating con Wireload mode <u>area</u> mode:	brary: ditions:	Jan 12 20 GRIIV SAU typical 1	12_03:02; re_mul _0 balanced_t	58 PM	.10-s106_2
Instance	Cells	leakage ROWEX	dynamic power	total Roxer	
arry save mul	120	30.903	421389.099	421420.001	

THE POWER REPORT FOR BOOTH_RADIX4 MULTIPLIER

File Edt Vew Project Ac					pilation Rep	ort - Timing Analyzer Su	man	J							
					// .			1.1.1.	(Inc.)	a.c	21				
	8.11 <u>8</u> (47 G	. cau/_save_				90 0 + V N									
ject Navigator	1	1 × X	81	1./Doouwerks a	nd Settings/blud	eri/_/cary_save_mix	Comp	lation Rep	ot - Tini	ing Asa	ilyzer Sum	nay			
illy	Logic Celt	Dedicated Logic		onpilation Report	-	Timing Analyzer Summary	1						-		
Cyclone II: EP3CS4F256A7	1000			Legal Notice		Tipe	Slack	Required	Actual	From	T.	Fion	10 Ckek	Faled	
8-197 cary_save_eul 🍇	86(19)	0.01		Flow Summary Flow Settings			-	Tme	Time	1					
			00	Flow Settings	a caka sata	1 Worst-case pd 2 Total number of failed path	18.0%	None	38,772 n	s inp.20	(product(1)	8- -	×	0	
			0.00000	Flow Log Analysis & Synt Summary Settings Resource U Resource U Cotinizatio	: Read bage Summary tilization by Eni										
Heady Billes & Desig	Units	2	000	Hessages Fitter Asserbler Tring Acalyze Setting Setting Setting M Hessages											
	eu% Tine (a S vesseles											
	02 00:081	0 8													
Analysis & Synthesis	02:00:00:0	8 🗶	0		5										
Message: 0 of 168	\$ 810	celter:				- Locate			-			-	-		
							-		_	_		_	-	_	
Index / Nod	e Nane	Dar	ge Type	016Value	Target Value	Current Value Dick Value		Conne	4						

TIMING REPORT FOR BOOTH_RADIX_4

C Quartus II - c:/altera/81/quarte			mpilation Report - Timing	Analyzer Su	mmary]				
File Edit View Project Assignment									
0 🖉 🗑 🗿 🕷 🖇 🖻	© 0 booth_radix_4		• 💥 / 🖉 🎯 🖉 🗐) * * *	00	5	•	0	0
X Project Navigator			👌	igs/student/De	sktop/deep	,tl/booth	muliba	oth_rada;	😔 Compilation Report - Timing Analyzer Summary
	Fining Analyzer Summary								
Elegal Notice	Туре	Slack Required	Actual Time	From	To	From Clock	To Clock	Failed Paths	
- A Flow Settings		N/A None	8.356 nc	nuliplicand[1	product(14	-	ck	0	
Flow Non-Default Global Settir	2 Worst-case too	N/A None	9.755 ns	product[10]	prod[10]	ck	-	0	
Flow Elepsed Time	3 Worst-case th	N/A None	-0.741 ns	nuliplicand[6	product[12	-	dk –	0	
How 05 Summary		N/A None	206.19 MHz (period = 4.850 no	product[9]	product(14	ck.	dk	0	
Analysis & Synthesis	5 Total number of failed paths							0	
a gina The a gin Che a gin Che Che Che Che Che Che Che Ch									

THE TIMING REPORT FOR4 ARRAY_MULTIPLIER

🖲 Quartus II - c:/altera/81/quartus/array_mul - array_mul - [Compilat	ian Report - Timing	Inalyzer Summary]									
File Edit View Project Assignments Processing Tools Window Help											_ 5 ×
🗋 🖬 🕼 🎒 🕹 🗟 🕼 🗠 🛛 🖬 🛍 🖸	• X/00	8 0 × V N	00	2	0	9	9				
Project Navigator 🔹 🖈 🕺 J. J. / Docs	ments and Settings/stude	t/Deskto/aray_mul.v 🏶	Compi	lation Rep	ort - Timir	ig Ana	alycer Sum	nay			
Entry Logic Cells Dedicated Logic		ming Analyzer Summary	-	_		_	_		-		
Ljobre I: EP2CS422647				Reaked	Actual			From	To	Failed	
8-10 anay_nul 🙀 122(21) 0(0)		Type	Slack.	Tre	Tine	From	To	Clock	Cleck	Patis	
Pow S			NA	None	37.347 re	irp1]1	[product[14]	ŀ.	÷	0	
ean For N 승규는 Ports	In-Default Gobal Settir	Total number of failed paths								0	
See For 5											
- All Ford											
H 🗃 🗋 Andro											
8 🗸 Rbr	·										
Aliesachy B File: # Design Unit:	nmary										
86 · · · · · · · · · · · · · · · · · · ·											
over Completion											
2.5 Ind	uest Tining Analyzer GL										
lakg line(A											
B- Cassic Timing Analysis Edi Settings											
- tot Setings											
Timequer Imagenajcer EDa Netict Witer											
Company Programmer (1999) P											
V rigalizenze (gen rigaliko)											
C	:)										
//			_	_	_	-	_	_	_		10
Type Ressage			_			_		_	_		^
 Info: Running Quartus II Classic Timing Analyter 											
 inter summing overtus in cressic inding analyter info: Command: quartus tanread settings files- 	inwrite setting	s files-off array aul		rey nul	meets	78					
Info: Started post-fitting delay annotation					-,	-					8
🗈 🗴 Werning: Found 17 output pins without output pin !	load capacitance a	roigraent									
1 total false anotation constants anotasefully											

RESULT TABLE

TYPE	AREA	SPEED	POWER
MULTIPLIER			
ARRAY	4361	37.342(ns)	421420.001(nW)
MULTIPLIER			
CARRY	3802.075	18.772(ns)	256195.667(nW)
SAVE			
BOOTH	3978.374	4.150(ns)	163632.542(nW)
RADIX 4			

CONCLUSION

When all three multipliers were compared we found that array multipliers are most power consuming multipliers and have maximum area. This is because it usage a large number of adders. As a result it slows down the system now the system has to do a lot of conclusion.

Multipliers are one of the most important component of many systems. So we always need to find a better solution in case of multipliers. Our multipliers should always consume less power and cover less power. So through our project we try to determine which of the three algorithm works the best. In the end we determine that radix 4 modified booth algorithm works the best.

3. REFRENCES

- [1] Power area scalable pipelined area multiplier: Hanno lee
- [2] Digital Integrated circuit Design: Rabaey
- [3] Design And Implantation Of Different multipliers using VHDL: Mouita Ghosh
- [4] Design Of High speed Modified Booth Multipliers Operating at GHz ranges: Soojin Kim and Kyeongsoon Cho
- [5] Implantation of 4 bit array multiplier using Verilog HDL and it's testing on Spartan 2 FPGA: Leach Malvino and saha