

Design and Optimization of Domino Logic Based ADC for Digital Synthesis

M. B. Damle^{#1}, Dr. S. S. Limaye^{*}, M. G. Sonwani^{#2}

^{#1} Electronics Engineering Department, RCOEM, Nagpur (MH), India

^{#2} Electronics and Telecommunication Engineering Department, GHRCE, Nagpur (MH), India

1manishbdamle@yahoo.com

³manohar.elex@gmail.com

Abstract

This paper proposes a 10 b 200 MS/s Domino logic based analog-to-digital converter (ADC) for high-quality video systems. By cascading many digital-like domino-logic cells whose propagation delay is influenced by an analog input voltage, a digital value is obtained at the end of the allowed ripple period by determining the number of cells that the ripple passed through. The sample-and-hold is simply a bootstrapped switch into a small sampling capacitor to minimize power consumption and delay of sample and hold circuit. The prototype ADC in a 0.18 μm CMOS technology demonstrates the measured differential nonlinearity and integral nonlinearity within 0.62 and 0.99 LSB, respectively. At 200 MS/s, the ADC shows a maximum SNDR of 52.8 dB and a maximum SFDR of 60.4 dB. The ADC with an active die area of 1.28 mm² consumes 54.0 mW at 1.8 V.

Keywords— Analog-digital conversion, low power, scaling, synthesis.

I. INTRODUCTION

HIGH-DEFINITION televisions (HDTVs) offer a vastly improved quality compared with the existing signal standards such as National Television System Committee, Phase-Alternating Line, and Sequential Color with Memory. Two commonly employed HDTV systems, 720p and 1080i of the progressive and interlaced scanning types, respectively, ensure at least five times improvement of quality compared to the conventional analog approaches. Recently, with the increasing demand for high-quality imaging systems, the required specifications for the system analog front ends (AFE) have become more and more strict and thus the analog-to-digital converter (ADC) is one of the most critical building blocks. The typical video signal chain of an HDTV system is illustrated in Fig. 1. The ADC in front of the main signal processor needs 8–10 effective number of bits while operating at a sampling rate exceeding 165 MS/s for low jitter, high image quality, and wide enough bandwidth. In addition, the ADCs in the video decoder require a 10 b resolution to digitize video analog inputs such as Pr, Y, and Pb into Cr, Y, and Cb. The video signal Y is a brightness portion while the Pr and Pb are color-difference portions of the signal. ADC applications requiring a high sampling rate of several hundred MS/s have been typically based on Flash, folding, sub-ranging, and pipeline architectures. Considering 10 b resolution and low power simultaneously with the high sampling rate, the pipeline architecture has been primarily employed [1]–[5].




Fig. 1. Video signal chain of an HDTV system.

On the other hand, inventive calibration schemes in the digital domain have been proposed to reduce power consumption of high-performance ADCs; however, those schemes require additional circuits to remove nonlinear errors in the digital domain [6]. Another method to implement low power consumption with enhanced conversion speed is to employ multi-channel time-interleaved (T-I) techniques [7]. Unfortunately, the overall ADC performance based on T-I techniques tends to be degraded due to inherent mismatches between

parallel channels such as the gain, bandwidth, timing, and offset differences of amplifiers in each channel with the somewhat increased chip area.

This paper proposes a 10 b 200 MS/s Domino Logic ADC to improve the performance of conventional T-I ADCs. By cascading many digital-like domino-logic cells whose propagation delay is influenced by an analog input voltage, a digital value is obtained at the end of the allowed ripple period by determining the number of cells that the ripple passed through. The sample-and-hold is simply a bootstrapped switch into a small sampling capacitor. As each domino-logic cell passes the ripple, charge is kicked back onto the input capacitor, which creates a significant second harmonic. Distortion caused by even harmonics is canceled by implementing a pseudodifferential structure. The overall circuit implementation and operation scheme of the domino logic based ADC is described in Section III. The measured results of the ADC are summarized in Table I and compared in Table II and the conclusion is given in Section IV.

II. CIRCUIT IMPLEMENTATION

A. Principle of Operation

A domino-logic-based ADC is a cascade of several dynamic delay cells such as that in Figs. 1 and 2 to create a circuit, as depicted in Fig. 3. The basic operation is as follows: A clock Φ is used to trigger the ADC such that, when $\Phi = 1$ ($\overline{\Phi} = 0$), all of the domino cells are reset, and the input voltage is sampled with a sample-and-hold into node V_{in} . The domino cells are reset through small nMOS and pMOS switches with inputs of Φ and $\overline{\Phi}$, respectively. This resets the internal nodes of all of the cells and creates a high-impedance state between input V_{in} and the gate of pMOS M_p . After sampling, $\Phi = 0$ ($\overline{\Phi} = 1$), and every domino cell is in a ready state with all of the transistors off and in a high-impedance state. The first cell in the chain is triggered by $\overline{\Phi}$, as shown in Fig. 4. This causes nMOS M_n to turn on and create a conduction path between V_{in} and the gate of M_p . In this implementation, the sample-and-hold is a simple bootstrapped nMOS switch [9]; therefore, V_{in} is not actively being driven. This causes charge sharing with the parasitic capacitance at the gate of M_p and the capacitance at node V_{in} . If the voltage at V_{in} is sufficiently low, the device M_p will turn on and trigger the next cell. The cells continue to trigger each other in series, and then, they are reset in parallel on $\overline{\Phi} = 1$. Digital outputs D_0 through D_n , just before resetting, are a thermometer code that can be encoded into binary as the ADC result.

B. Implementation Details

Since the sampling rate of this ADC depends on the number of cells and the rate at which they can propagate the digital ripple, we want to design the cell to have as small of a delay as possible in order to achieve a high sampling rate. The critical transistors in the delay path are M_n and M_p , whereas the reset switches and the digital buffer are less critical and only add unwanted parasitic capacitance to the internal nodes of the domino cell. Therefore, the reset transistors are minimum sized, and the critical transistors are slightly larger. Increasing the sizes of M_n and M_p will also add parasitic capacitance that needs to be charged and discharged during operation. As this adds to power consumption, our design uses device widths for M_n and M_p that are just below twice the minimum for the process.

Fig. 2 shows that the gate of the device M_p is reset to positive supply V_{DD} . This means that, when M_n is turned on, enough charge must be shared with V_{in} in order to drop the gate voltage of M_p to $V_{DD} - V_{TH}$, where V_{TH} is the threshold voltage for a pMOS before M_p starts to turn on M_n of the next domino cell. This takes a certain amount of time. By adding a diode connected device in series with the pMOS reset switch (see Fig. 3), the gate of M_p will be reset to near $V_{DD} - V_{TH}$ instead. This reduces the amount of charge that needs to be moved from the gate of M_p and, ultimately, the amount of time before M_p starts to turn on M_n . This would be a dangerous scenario, with M_p right at the tipping point of triggering the next cell. This could prematurely start a second “false” ripple further down the chain before the “true” ripple ever reached the cell. However, when the pMOS reset switch closes, there is enough charge injection that it guarantees that M_p will be off. This allows the design to operate at a higher speed without increasing power consumption by eliminating this “waste voltage.”




Fig. 2. Single “domino” cell. Input V_{in} is sampled when $\Phi = 1$ (i.e., $\overline{\Phi} = 0$)

0) while the cell is reset. On the transition to $\Phi = 0$, the first domino cell is triggered such that $a_{n-1} = 1$, which causes $a_n = 1$ after some short delay that is dependent on input V_{in} . This transition continues to propagate through the chain until the evaluation period is over, and once more, $\Phi = 1$.




Fig. 3. Single “domino” cell with a shorter delay. The diode-connected device

causes the gate of pMOS M_p to be reset to a voltage lower than supply voltage V_{DD} since there is a V_{TH} voltage drop across the diode. By presetting the gate of M_p close to its threshold, the device is on the verge of tripping. Charge injection from the pMOS connected to $\bar{\Phi}$ raises the voltage slightly so that the cell does not trip early.




Fig. 4. This is an example of how multiple domino delay cells are combined

to form an ADC. During $\Phi = 1$, the input is sampled onto the input capacitance while all of the domino cells are reset. When $\Phi = 0$, all of the cells are ready to trigger, and the first cell (designated by its output, i.e., $D_{out,0}$) is automatically triggered since the gate of its nMOS is tied to $\bar{\Phi} = 1$. This starts a chain reaction as the cells begin to trigger in series until the end of the evaluation time. The number of cells that the trigger propagates through is related to the input.

III. MEASUREMENT RESULT

The proposed 10 b 200 MS/s ADC is implemented in a $0.18 \mu\text{m}$ Technology. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) are within 0.62 and 0.99 LSB, respectively, as illustrated in Fig. 5.

The typical FFT spectrum of the ADC measured with an input frequency 4 MHz at 200 MS/s is plotted in Fig. 6. The measured dynamic performance of the ADC is summarized in Fig. 13. The signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR) in Fig. 7 are measured at different sampling rates from 20 to 200 MS/s with an input frequency of 4 MHz. The measured SNDR and SFDR are maintained over 52.8 and 60.4 dB up to 200 MS/s. The dynamic performance of the prototype ADC measured with increasing input frequencies at a sampling rate of 200 MS/s is illustrated in Fig. 8. The SFDR and SNDR performances are degraded due to the sampling time mismatch. However, using the input sampling scheme with a 50% duty cycle, the SNDR and SFDR at the Nyquist input frequency are measured to be 49.5 and 57.2 dB, respectively. The prototype ADC with the proposed input sampling scheme shows the considerably improved dynamic performance compared to the ADC based on the conventional input sampling scheme.




Fig. 5. Measured DNL and INL of the prototype ADC.




Fig. 6. Measured FFT spectrum of the proposed ADC.




Fig. 7. Measured SFDR and SNDR of the ADC depending on fs.





Fig. 8. Measured SFDR and SNDR of the ADC depending on a fin at 200 MS/s.

The FFT spectrum of the conventional input sampling scheme is compared to the proposed input sampling scheme, as shown in Fig. 9(a) and (b). The harmonic component at $[f_s/2 - f_{in}]$, indicated with the dotted circle, is mostly generated by the sampling-time mismatch of each channel [12]. The sampling-time mismatch effect of the conventional ADC is improved greatly in the proposed ADC, as observed in Fig. 9(a) and (b).



The performance of the prototype ADC is summarized in Table I. The performance of the ADC is compared with the up-to-date reported various CMOS ADCs at a 10 b resolution and a sampling rate exceeding 200 MS/s, as shown in Table II. The figure of merit (FoM), defined as (2), of the prototype ADC is 1.11 pJ/conversion-step, including the power consumption of the on-chip reference generator. Although the prototype ADC is implemented in a 0.18 μm CMOS process, it shows somewhat better power efficiency than the ADCs in deep sub-micron technologies:

$$\text{FoM} = \text{Power} / (2^{\text{ENOB}} \times 2\text{ERBW})$$




Fig. 9. FFT spectrum of the ADC measured with a fin of 80 MHz based on (a) conventional and (b) proposed input sampling schemes.

TABLE: I
PERFORMANCE SUMMARY OF THE DOMINO LOGIC BASED ADC

Resolution	10 bits
Conversion Rate	200 MS/s
Process	0.18 μ m
Input Range	1.2 Vp-p (Differential)
Max.DNL/Max.INL	0.62 LSB/0.99 LSB
SNDR	52.8 dB (@ f_{in} = 4 MHz)
SFDR	60.4 dB (@ f_{in} = 4 MHz)
ADC Power Consumption	54.0 mW@1.8V
Die Area	1.28 mm ² (= 1.16 mm \times 1.10 mm)

TABLE: II
PERFORMANCE COMPARISON OF RECENTLY REPORTED 10 b ADCS AT SAMPLING RATE HIGHER THAN 200 MS/S

	Speed (MS/s)	Supply (V)	Power (mW)	Area (mm ²)	DNL/INL (LSB)	On-Chip I/V Ref.	Process (Technology)	FoM (pJ/Conv.)
<i>This Work</i>	200	1.8	54.0	1.28	0.6/1.0	O	0.18 μ m	1.11
[8]	200	1.0	5.4	0.19	0.4/1.4	O	65 nm	0.06
[1]	200	1.2	10.4	4.90	0.6/0.8	O	0.13 μ m	2.08
[9]	200	1.8	12.8	0.79	0.6/1.1	X	0.18 μ m	-
[10]	204	1.0	9.2	0.22	0.7/0.9	O	65 nm	0.16
[4]	205	1.0	11.0	1.00	0.5/0.5	O	90 nm	1.74
[5]	205	1.2	92.5	0.52	0.2/0.6	X	0.13 μ m	0.38
[11]	210	1.2	52.0	0.38	0.6/1.4	X	0.13 μ m	0.80

IV. CONCLUSIONS

The domino logic based ADC implemented in a 0.18 μ m CMOS technology occupied an active area of 1.28 mm² and the measured DNL and INL were within 0.62 and 0.99 LSB, respectively. At 200 MS/s, the prototype ADC demonstrates a maximum measured SNDR of 52.8 dB and a maximum SFDR of 60.4 dB, consuming 54.0 mW at a 1.8 V supply voltage.

REFERENCES

- [1] S. C. Lee, G. H. Kim, J. K. Kwon, J. D. Kim, and S. H. Lee, "Offset and dynamic gain-mismatch reduction techniques for 10 b 200 MS/s parallel pipeline ADCs," in *Proc. 31st Eur. Solid-State Circuits Conf.*, Sep. 2005, pp. 531–534.
- [2] L. Sumanen, M. Waltari, and K. A. I. Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter," *IEEE J. Solid-State Circuits*, vol. 36, no. 7, pp. 1048–1055, Jul. 2001.
- [3] C. C. Hsu, C. C. Huang, Y. H. Lin, and C. C. Lee, "A 10 b 200 MS/s pipelined folding ADC with offset calibration," in *Proc. 33rd Eur. Solid-State Circuits Conf.*, Sep. 2007, pp. 151–154.
- [4] S. C. Lee, Y. D. Jeon, K. D. Kim, J. K. Kwon, J. Kim, J. W. Moon, and W. Lee, "A 10 b 205 MS/s 1 mm² 90 nm CMOS pipeline ADC for flatpanel display applications," in *IEEE Int. Dig. Tech. Papers, Solid-State Circuits Conf.*, Feb. 2007, pp. 458–615.
- [5] B. Hernes, J. Bjornsen, T. N. Andersen, A. Vinje, H. Korsvoll, F. Telsto, A. Briskemyr, C. Holdo, and O. Moldsvor, "A 92.5 mW 205 MS/s 10 b pipeline IF ADC implemented in 1.2/3.3 V 0.13 μ m CMOS," in *IEEE Int. Dig. Tech. Papers, Solid-State Circuits Conf.*, Feb. 2007, pp. 462–615.
- [6] P. Bogner, F. Kuttner, C. Kropf, T. Hartig, M. Burian, and E. Hermann, "A 14 b 100 MS/s digitally self-calibrated pipelined ADC in 0.13 μ m CMOS," in *IEEE Int. Dig. Tech. Papers, Solid-State Circuits Conf.*, Feb. 2006, pp. 832–841.
- [7] D. G. Nairn, "Time-interleaved analog-to-digital converters," in *Proc. CICC*, Sep. 2008, pp. 289–296.
- [8] Y. Chai and J. T. Wu, "A 5.37 mW 10 b 200 MS/s dual-path pipelined ADC," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2012, pp. 462–464.
- [9] T. Nezuka, K. Misawa, J. Azami, Y. Majima, and J. Okamura, "A 10-bit 200 MS/s pipeline A/D converter for high-speed video signal digitizer," in *Proc. IEEE Asian Solid-State Conf.*, Nov. 2006, pp. 459–463.
- [10] Y. D. Jeon, Y. K. Cho, J. W. Nam, K. D. Kim, W. Y. Lee, K. T. Hong, and J. K. Kwon, "A 9.15 mW 0.22 mm² 10 b 204 MS/s pipelined SAR ADC in 65 nm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2010, pp. 19–22.
- [11] Z. Cao and S. Yan, "A 52 mW 10 b 210 MS/s two-step ADC for digital IF receivers in 0.13 μ m CMOS," in *Proc. IEEE Custom Integr. Circuits conf.*, Sep. 2008, pp. 309–312.
- [12] K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 778–786, Apr. 2008.