Realization of Reversible Full Adder & Reversible Full Subtractor using RPLA

D. Sarvani¹ and Y. Syamala²
Department of Electronics and Communication Engineering
Gudlavalleru Engineering College
Gudlavalleru, India

Y. Ratna Babu
Department of Electronics and Communication Engineering
Vignan’s Lara Institute of Technology and Science
Vadlamudi, India

Abstract—Reversible logic gates are very much in demand for the future computing technologies as they are known to produce Zero power dissipation. Reversible logic circuits are of interests to power minimization having applications in low power CMOS design, optical information processing, DNA computing, bioinformatics, quantum computing and nanotechnology. In recent years, reversible logic has emerged as a promising computing paradigm having application in low power CMOS and optical computing. The classical set of gates such as AND, OR, and EXOR are not reversible. In this paper, the authors have proposed the synthesis of combinational circuits using RPLA. Furthermore, the application is shown by implementing the full adder and full subtractor functions through it and the performance parameters are compared with the previous work.

Keywords—Reversible logic; CMOS; Nanotechnology; RPLA

1. INTRODUCTION

This section provides an effective background of reversible logic with its definition and the motivation behind it.

A. Definitions

Researchers like Landauer have shown that for irreversible logic computations, each bit of information lost generates kT In2 joules of heat energy, where k is Boltzmann’s constant and T the absolute temperature at which computation is performed [1]. Bennett showed that kT In2 energy dissipation would not occur, if a computation is carried out in a reversible way [2], since the amount of energy dissipated in a system bears a direct relationship to the number of bits erased during computation. Furthermore, voltage-coded logic signals have energy of Esig = ½CV2 and this energy gets dissipated whenever switching occurs in conventional (irreversible) logic implemented in modern CMOS technology. It has been shown that reversible logic helps in saving this energy using charge recovery process [10]. Reversible circuits are those circuits that do not lose information. Reversible computation in a system can be performed only when the system comprises of reversible gates. These circuits can generate unique output vector from each input vector, and vice versa, that is, there is a one-to-one mapping between input and output vectors. Thus, an NXN reversible gate can be represented as

\[ I_v = (I_1, I_2, I_3, I_4 \ldots I_N) \]
\[ O_v = (O_1, O_2, O_3 \ldots O_N). \]

Where Iv and Ov represent the input and output vectors respectively. Classical logic gates are irreversible since input vector states cannot be uniquely reconstructed from the output vector states. There are a number of existing reversible gates such as Fredkin gate [3, 4, 5], Toffoli Gate (TG) [3, 4] and Feynman gate [6].

B. Proposed Contribution and Motivation behind the Work

The reversible logic operations do not erase (lose) information and dissipate very less heat. Thus, reversible logic is likely to be in demand in high speed power aware circuits. Reversible circuits are of high interest in low-power CMOS design [7], optical computing [8], quantum computing [9] and nanotechnology [10]. The most prominent application of reversible logic lies in quantum computers.

A quantum computer can be viewed as a quantum network (or a family of quantum networks) composed of quantum logic gates; each gate performs an elementary unitary operation on one, two or more two-state quantum systems called qubits. Each qubit represents an elementary unit of information corresponding to the classical bit values 0 and 1. Any unitary operation is reversible, hence quantum networks effecting elementary arithmetic operations such as addition [12] multiplication and exponentiation cannot be directly deduced from their classical Boolean counterparts (classical logic gates such as AND or OR are clearly irreversible). Thus, Quantum Arithmetic must be built from reversible logic components [10]. Furthermore, programmable logic arrays (PLAs) have a number of medical and industrial applications, such as ultrasonic flaw detection. The reasons stem from the fact that PLAs are considerably faster than high end DSPs. They provide the cost effective solution to the exponentially increasing needs of industrial electronics. Thus, seeing the benefits of programmable logic array and reversible logic in industrial electronics and applications, the authors propose the reversible programmable logic array (RPLA) designed using
reversible gates. In order to demonstrate the proposed architecture of RPLA, a 3 input RPLA which can perform any $2^8$ functions using the combination of 8 min terms ($2^3$) is also designed [9].

II. BASIC REVERSIBLE GATES

There are a number of existing reversible gates in literature. Fredkin [3, 4, 5] and Feynman gates [3] are used to construct the reversible PLA. A brief description of the gates is given below [1].

A. Fredkin Gate

Fredkin gate [3, 4, 5], is a (3*3) conservative reversible gate originally introduced by Petri [4, 5]. It is called 3*3 gates because it has three inputs and three outputs. The input triple($x_1$, $x_2$, $x_3$) associates with its output triple ($y_1$, $y_2$, $y_3$) as follows:

\[ y_1 = x_1 \]
\[ y_2 = \neg(x_1 \land x_3) \lor (x_1 \land x_2) \]
\[ y_3 = (x_1 \land x_2) \lor \neg(x_1 \land x_3) \]

Figure 1a and Figure 1b show the implementation of the Fredkin gate as OR and AND functions respectively.

B. Toffoli Gate

Toffoli [3, 4] gives constructions for an arbitrary reversible or irreversible function in terms of a certain gate library. However, his method makes use of a large number of temporary storage channels, i.e. input-output wire-pairs other than those on which the function is computed (also known as ancillary bits). Sasao and Kinoshita show that any conservative function (f(x) is conservative if x and f(x) always contain the same number of 1s in their binary expansions) has an implementation with only three temporary storage channels using a certain fixed library of conservative gates, although no explicit construction[5].

B. Feynman Gate

Feynman gate [3] is a 2*2 one-through reversible gate shown in Figure 2. It is called 2*2 gate because it has 2 inputs and 2 outputs. One through gate means that one input variable is also the output. The input double ($x_1$, $x_2$) associates with its output double ($y_1$, $y_2$) as follows.

\[ y_1 = x_1 \]
\[ y_2 = x_1 \oplus x_2 \]

III. PROPOSED REVERSIBLE PROGRAMMABLE LOGIC ARRAY

In this paper, the authors have proposed the architecture of reversible PLA called RPLA [10]. The architecture of reversible PLA is shown in Figure 4. The RPLA consists of reversible AND array designed from reversible Toffoli gate and Feynman gate, in which the Feynman gates are used to avoid the problem of fan-out and for generating the complement of the inputs. The reversible AND array realizes the selected product terms of the input variables. The reversible OR array designed from reversible Fredkin gates is used to generate various possible functions of the product terms (outputs of reversible AND array).

IV. DESIGN OF THREE INPUT REVERSIBLE PLA

In order to demonstrate the actual design of the proposed reversible PLA (RPLA), a 3 input RPLA is shown in Figure 4. In Figure 4, the AND functions required to realize the AND array are implemented using reversible Fredkin gates. The application of Fredkin gate as an AND and OR gate has already been discussed in the previous section. In the AND array,
the complement of the inputs are required and moreover fan-out is not allowed in reversible logic, thus Feynman gates are used to complement and replicate the signals when required. The designed 3 input reversible AND array will generate 8 product terms as outputs, which are combined using the reversible OR array designed using the Fredkin gate, to generate the required output functions.[8]

A. Applications of the designed 3 Input RPLA

The designed 3 input RPLA is used to implement the 1 bit full adder and 1-bit subtractor. The 1-bit full adder as shown in Figure 5 is implemented using the 3 input RPLA by generating the product terms in the full adder truth table through the AND array, and then appropriately combining the product terms through the reversible OR array to finally generate the required SUM and CARRY output functions. Similarly, the 1-bit subtractor as shown in Figure 8 is implemented to generate the Difference and Borrow output functions. Figure 5 shows the full adder using reversible PLA and its quantum depth is shown in fig. 6. Figure 7 shows the quantum representation of fig. 5. Reversible full subtractor is analyzed in fig. 8 and fig. 9.

V. RESULTS

The proposed reversible full adder and full subtractor circuits are compared in terms of quantum parameters in table 1 and table 2 respectively.
TABLE I. COMPARISON OF QUANTUM PARAMETERS FOR
REVERSIBLE FULL ADDER USING RPLA

<table>
<thead>
<tr>
<th>Quantum Parameter</th>
<th>Existing Design</th>
<th>Proposed Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate Count</td>
<td>70</td>
<td>18</td>
</tr>
<tr>
<td>Quantum Cost</td>
<td>170</td>
<td>78</td>
</tr>
<tr>
<td>Garbage Outputs</td>
<td>74</td>
<td>19</td>
</tr>
<tr>
<td>Constant Inputs</td>
<td>70</td>
<td>18</td>
</tr>
<tr>
<td>Quantum Depth</td>
<td>29</td>
<td>31</td>
</tr>
<tr>
<td>Logical Calculation</td>
<td>95α+145β+25γ</td>
<td>23α+30β+5γ</td>
</tr>
</tbody>
</table>

TABLE II. COMPARISON OF QUANTUM PARAMETERS FOR
REVERSIBLE FULL SUBTRACTOR USING RPLA

<table>
<thead>
<tr>
<th>Quantum Parameter</th>
<th>Existing Design</th>
<th>Proposed Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate Count</td>
<td>70</td>
<td>16</td>
</tr>
<tr>
<td>Quantum Cost</td>
<td>170</td>
<td>78</td>
</tr>
<tr>
<td>Garbage Outputs</td>
<td>74</td>
<td>17</td>
</tr>
<tr>
<td>Constant Inputs</td>
<td>70</td>
<td>16</td>
</tr>
<tr>
<td>Quantum Depth</td>
<td>29</td>
<td>31</td>
</tr>
<tr>
<td>Logical Calculation</td>
<td>95α+145β+25γ</td>
<td>23α+30β+5γ</td>
</tr>
</tbody>
</table>

CONCLUSION
The focus of this paper is on the proposal of reversible programmable logic array (RPLA) using reversible gates. The 3 input RPLA which can generate any $2^3$ functions using the combination of 8 min terms ($2^3$) is also successfully designed. Finally, the application of the RPLA is demonstrated by implementing the reversible 1-bit full adder and subtractor. It is also demonstrated that the proposed design is highly optimized in terms of number of reversible gates and garbage outputs. It is expected that the proposed work will provide to a new paradigm to the arena of reconfigurable computing. In the existing design there are so many unused lines, the circuit is modified by removing those unused lines. Gate count is decreased there by these circuits are used for Low Power Consumption and garbage outputs are abruptly reduced as shown in the previous section.

The basic goals in reversible logic are to minimize the number of reversible gates and garbage outputs. Thus, the proposed RPLA is designed in an optimal manner.

REFERENCES