# "Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard" 

Rupashree Sahu, Subhajit Pasa<br>Gandhi Institute of Excellent Technocrats, Bhubaneswar,India<br>Modern Institute of Technology and Management, Bhubaneswar, Odisha, India


#### Abstract

- In order to prevent the Advanced Encryption Standard (AES) from suffering from differential fault attacks, the technique of error detection can be adopted to detect the errors during encryption or decryption and then to provide the information for taking further action, such as interrupting the AES process or redoing the process. Because errors occur within a function, it is not easy to predict the output. Therefore, general error control codes are not suited for AES operations. In this work, several error-detection schemes have been proposed. These schemes are based on the ðn $\mathrm{p} 1 ; \mathrm{nP}$ cyclic redundancy check (CRC) over GFð $2^{8} \mathrm{P}$, where $\mathrm{n} 2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$. Because of the good algebraic properties of AES, specifically the MixColumns operation, these error detection schemes are suitable for AES and efficient for the hardware implementation; they may be designed using round-level, operation-level, or algorithm-level detection. The proposed schemes have high fault coverage. In addition, the schemes proposed are scalable and symmetrical. The scalability makes these schemes suitable for an AES circuit implemented in 8-bit, 32-bit, or 128-bit architecture. Symmetry also benefits the implementation of the proposed schemes to achieve that the encryption process and the decryption process can share the same error detection hardware. These schemes are also suitable for encryption-only or decryption-only cases. Error detection for the key schedule in AES is also proposed and is based on the derived results in the data procedure of AES.


Index Terms-Advanced encryption standard, error control code, CRC, differential fault attacks.

## I. INTRODUCTION

T HE Advanced Encryption Standard (AES) [10], the successor to the Data Encryption Standard (DES), was finalized in October 2000 by the US National Institute of Standards and Technology (NIST), when the Rijndael algorithm [12] was adopted. The data block size of AES is 128-bit and the key size can be 128 -bit, 192-bit, or 256 -bit. In AES, although the data block is 128 -bit, all operations are byte-oriented over GFð2P or GFð $2^{8} \mathrm{P}$. Therefore, several kinds of AES implementations have been discussed. In general, three main types of AES implementations have been discussed, 8 -bit, 32 -bit, or 128-bit architecture. Each architecture has its own applications. Feldhofer et al. [6] designed an 8-bit AES chip to provide security for radio frequency identification (RFID). Satoh et al. [13] introduced a 32-bit implementation of AES. Mangard et al. [9] proposed a scalable architecture for AES, which could process 128 -bit data or 32 -bit data, depending on the number of Sbox.

The hardware implementation of AES would be countered by some side-channel attacks, such as Differential Fault Attacks (DFA) or Differential Power Analysis (DPA). Differential fault attacks was originally proposed by Biham and Shamir [4]. Theses side-channel attacks actually threaten the security of several cryptosystems because they are practical for a
crypto module. The idea of DFA is to apply the differential attacks to a crypto module or a crypto chip. The cryptanalyst injects errors by using microwave or ionizing techniques during the encryption or decryption process. These errors cause the encryption results to differ from the correct results; hence, the cryptanalyst will receive the difference of outputs. Therefore, such differential attacks may be carried out in the real world. Dusart et al. [5] broke the 128-bit AES under the assumption that you can physically modify the hardware AES device. This attack required 34 pairs of differential inputs and outputs to obtain the final round key. Piret and Quisquater [11] broke AES with two erroneous ciphertext under the assumption that the errors occur between the antepenultimate and the penultimate MixColumns.

To avoid the possibility of suffering such attacks, error detection can be considered while implementing a cipher. In 2002, Karri et al. [7] proposed a general error detection method, called concurrent error detection (CED), for several symmetric block ciphers including RC6, MARS, Serpent, Twofish, and Rijndael. CED requires an inverse operation to check whether errors have occurred in calculations or not and has three levels: the operation level, the round level, and the algorithm level. Taking an operation-level CED in AES as an
example, the InvSubBytes is required to detect the errors occurring in SubBytes and vice versa. This method has very high fault coverage, but it is timeconsuming and high hardware cost because inverse operations are required. In 2003, Karri et al. [8] proposed a paritybased detection technique for general substitution-permutation block ciphers. However, the size of the table, required by the substitution box, is enlarged. In addition, the paper did not address the error detection techniques for some specific functions, such as MixColumns in AES. In 2004, Wu et al. [14] applied the structure of [8] to AES and used

Published by the IEEE Computer Society
one-bit parity for a 128 -bit data block. The method of Wu et al. [14] can let the parity pass through the MixColumns. Bertoni et al. [1] used an error detection code of 16 bit parity for a 128 -bit data block. To be precise, this approach uses one-bit parity for each byte and, thus, can detect all single errors and perhaps all odd errors. In [2], Bertoni et al. used the error detection scheme in [1] not only to detect errors but also to locate errors. In 2004, Bertoni et al. [3] implemented the model proposed in [2]. The introduction of the mode into AES brought the performance 18 percent overhead of area and 26 percent decreasing of throughput. According to the results given in [1], their approach was able to detect most cases of multiple faults. However, this approach is asymmetrical, between MixColumns and InvMixColumns, because the parity prediction of InvMixColumns is more complex than that of MixColumns. Therefore, two circuits are required to predict the parity while merging the encryption and the decryption. Besides, the detection technique for SubBytes doubled the table size of SubBytes in AES, from 256 to 512 bytes. In addition, it cannot be easily applied to an AES implementation of 8-bit architecture because the parity prediction of MixColumns (InvMixColumns) requires information from other bytes and other parities.

This work proposes several error-detection schemes for AES. They are based on the $\partial n \mathrm{p}$ $1 ; n$ Pcyclic redundancy check (CRC) over GFð2 ${ }^{8} \mathrm{P}$, where $\mathrm{n} 2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$ is the number of bytes contained in the message. The proposed schemes easily predict the parity of an operation's output. Because AES is byteoriented and its constants are ingeniously designed, the parity of the output can be predicted from a linear combination of the parity of the input. In most cases,
the parity is the summation of the input data; also, the proposed schemes are highly scalable and are suitable for 8 -bit, 32 -bit, or 128 -bit architecture. This is important because many AES designs are in an AES hardware designed as either 8-bit or 32-bit architecture. Another advantage of the proposed approaches is that the parity calculation between the encryption and the decryption is symmetric because the parity generation in encryption is quite similar to the one in decryption. This will bring some benefits while integrating encryption and decryption into one circuit.

This paper is organized as follows: In Section 2, the AES algorithm is briefly described and the notations used throughout are defined. In Section 3, our proposed error detection schemes for AES are described. Derivation of error detection for each operation, including SubBytes, ShiftRows, MixColumns, and AddRoundKey, is explained, as well as the design of the key schedule. The undetectable errors of each proposed method are theoretically analyzed in Section 4, while, in Section 5 , the realization issues of three levels, operation level, round level, and algorithm level, are described. In Section 6, advantages and comparisons between this work and other research studies are discussed and, in Section 7, the detection capability of each scheme is simulated. Finally, our conclusions are offered in Section 8.

## AES ALGORITHM

The AES [10] consists of two parts, the data procedure and the key schedule. The data procedure is the main body of the encryption (decryption) and consists of four operations, (Inv)SubBytes, (Inv)ShiftRows, (Inv)MixColumns, and (Inv)AddRoundKey. During encryption, these four operations are executed in a specific orderAddRoundKey, a number of rounds, and then the final round. The number of rounds is 10,12 , or 14 , respectively, for a key size of 128 bits, 192 bits, or 256 bits. Each round is comprised of the four operations and the final round has SubBytes, ShiftRows, and AddRoundKey. The decryption flow is simply the reverse of the encryption, and each operation is the inverse of the corresponding one in encryption. In the data procedure, the 16-byte (128bit) data block is rearranged as a 44 matrix, called state S ,

| 2 s 06 |  | 3 |
| :---: | :---: | :---: |
| $\begin{array}{ll} \text { S } & 1 / 4 \end{array}$ | ${ }^{6} 4 \quad \mathrm{~s}_{8}$ | $\mathrm{S}_{9} \mathrm{~s} 12 \mathrm{~s} 13 \mathrm{775} ; \mathrm{s} 14 \mathrm{~s} 15$ |
| $\mathrm{S}_{\mathrm{s}} 12$ | $\mathrm{S}_{4} \mathrm{~S}_{5} \mathrm{~S} 10$ |  |
| $\mathrm{S}_{3}$ | $\mathrm{s}_{6} \mathrm{~s}_{7} \mathrm{~s} 11$ |  |

## ð1Р

wheres ${ }_{i}$ denotes the ith byte of the data block. In this context, $S$ denotes the input of an operation and $T$

GFð2P and GFð $2{ }^{8} \mathrm{P}$. In GFð2P, addition is denoted by , and multiplication is denoted by . Similarly, the two
symbols, p and , denote addition and multiplication in GFð $2^{8} \mathrm{p}$.
2.1 SubBytes

Two calculations, the GFð2 ${ }^{8} \mathrm{P}$ inversion and the affine transformation, are involved in this operation. SubBytes substitutes each byte $\mathrm{s}_{\mathrm{i}}$ of the data block by

$$
\mathrm{t}_{\mathrm{i}}^{1} / 4 \mathrm{As}_{\mathrm{i}}{ }^{1} \text { p } 63 ; \quad \quad \text { 2 } \mathrm{P}
$$

wheres ${ }_{\mathrm{i}}{ }^{1}$ is the inverse of the input byte, $\mathrm{s}_{\mathrm{i}} 2 \mathrm{GF}^{1} 2^{8} \mathrm{P}, \mathrm{A}$ is an 88 circulant matrix of a constant row vector $1 / 21000111$ lover GFð2P, and 63 (the Courier font number representing a hexadecimal value in this paper) belongs to $\mathrm{GF}_{2} 2^{8} \mathrm{P} . \mathrm{As}_{\mathrm{i}}{ }^{1}$ is a matrix-vector multiplication over GFð2P.
2.2 ShiftRows

The ShiftRows operation only changes the byte position in the state. It rotates each row with different offsets to obtain a new state as follows:

$$
2 \text { s0 s4s8 s12 } 32 \text { s0 } 4
$$

664 ss12ss56ss109ss1314 775ShiftRows!664ss105 ss149ss132ss16 775: ð3Р
s3s7s11s15 s15 s3 s7 s11
The first row is unchanged, the second row is left circular shifted by one, the third row is by two, and the last row is by three.
2.3 MixColumns

The MixColumns operation mixes every consecutive four bytes of the state to obtain four new bytes as follows:


Fig. 1.The block diagram of key expansion in AES.

```
2 s0 3 2
```





```
\mp@subsup{s}{3}{}}\mp@subsup{\textrm{S}}{4}{}\mp@subsup{\textrm{S}}{5}{}\mp@subsup{\textrm{S}}{10}{}\mp@subsup{}{\textrm{t}}{\textrm{t}
    \mp@subsup{s}{6}{}\mp@subsup{\textrm{S}}{7}{}\textrm{s}11
```

Let $\mathrm{s}_{\mathrm{i}}, \mathrm{s}_{\mathrm{i} 1}, \mathrm{~s}_{\mathrm{ip} 2}$, and $\mathrm{s}_{\mathrm{ip} 3}$ represent every consecutive four bytes, where i $2 \mathrm{f} 0 ; 4 ; 8 ; 12 \mathrm{~g}$. Then, the four bytes are transformed by

```
3 2 32 3
    ti 02030101 si
    664 ttiipp12775 1/4 66401020301010102 д5Р
    03757466 ssiipb12 775:
    tip3 03010102 sip3
```

Each entry of the constant matrix in (5) belongs to GFð2 ${ }^{8} \mathrm{P}$, hence (5) is a matrix-vector multiplication over GFð $2^{8} \mathrm{P}$.
2.4 AddRoundKeyand Key Expansion Each round has a 128 -bit round key which is segmented into 16 bytes
$\mathrm{k}_{\mathrm{i}}$ as (1); the AddRoundKey operation is simply an addition,
$\mathrm{t}_{\mathrm{i}}{ }^{1 / 4} \mathrm{~s}_{\mathrm{i}} \mathrm{p} \mathrm{k}_{\mathrm{i}}$;where 0 i 15: x 6 P
The key expansion expands a unique private key as a key stream of $\partial 4 \mathrm{r} p 4 \mathrm{P} 32$-bit words, where r is 10,12 ,
or 14. The private key is segmented into Nk words according to the key length, where NK is 4,6 , or 8 for a 128-bit, 192-bit, or 256-bit cipherkey,respectively.AsFig.1shows,then,itgeneratest heith word ( 32 bits) by EXORing the ðiNkPth word with either the ðilpth word or the conditionally transformed ðilPth word, where NK i $ð 4 \mathrm{r}$ p 3P. The
ði1Pth word is conditionally transformed by RotWord, SubBytes and EXORing with Rcon $1 / 2 \mathrm{i}=\mathrm{Nk} \quad 1 / 4$ $\mathrm{f} 02^{\mathrm{bi}=\mathrm{Nkc}} ; 00 ; 00 ; 00 \mathrm{~g}$, where the polynomial presentation of $02^{\mathrm{bi}=\mathrm{Nkc}}$ is $\mathrm{x}^{\mathrm{bi}=\mathrm{Nkc}}$ over GFð $2^{8} \mathrm{P}$. Finally, the key stream is segmented into several round keys which are involved in the AddRoundKey operation.


Fig. 2.The error model assumed in this work. The solid line part appears in every operation and the dotted line part appears in some operations.

## ERROR DETECTION TECHNIQUES

The parts in decryption can be yielded in a similar way; hence, the following context only addresses the error detection in encryption. The differential faults attacks need differential inputs and outputs to attack a cryptosystem; hence, it is assumed that the states and round keys are polluted by additive errors, as shown in Fig. 2. In this work, one operation is the smallest granule for designing error detection. In Fig. 2, the errors are assumed to be induced between the previous operation and the current operation. If the errors occur in the output of the previous operation, the erroneous input of the current operation will be treated as a different state. Actually, this situation only exists in the first round or in the first operation. The assumed error model is logical, even in the case where the errors occur during the operation. Because each operation of AES is invertible, one unique error block e would exist for an erroneous output T such that T $1 / 4$ fðS peP, where $f$ denotes any operation in AES.
This paper adopts a systematic ðn p $1 ; n P$ cyclic redundancy check (CRC) over $\mathrm{GF} \partial 2^{8} \mathrm{P}$ to detect errors i1140


Fig. 3.The block diagram of the error detection in this paper.

Therefore, the parity of a message may be obtained by calculating the summation of the input message over
occurring duringencryption,wheren
2 $\mathrm{f} 4 ; 8 ; 16$ gisthenumberofbytes contained in the message. The generator polynomial is

$$
\text { gðxP 1/4 } 1 \text { b x; } \quad \text { व7p }
$$

where the coefficients of (7) are over GFə2 ${ }^{8} \mathrm{P}$. Giving a message sðxPof degree n1, a systematic codeword, generated by gðxP, can be obtained from the following two steps:

1. Obtain the remainder pðxPfrom dividing xsðxPby the generator polynomial gðxP. The remainder p ðxPis a scalar p here because the degree of gðxPis one.
2. Combine pðxPand xsðxPto obtain the codeword polynomial,
 wherep; $\mathrm{s}_{\mathrm{i}} 2 \mathrm{GF} 2 \mathrm{P}$ :
In Step 1, while $\mathrm{g} ð x$ Pis $1 \mathrm{p} x$, the remaining $\mathrm{p} ð \mathrm{xPis}$ the summation of all coefficients of the message,
Xn

$$
\begin{array}{lll}
\text { pðxP } 1 / 4 & \mathrm{~s}_{\mathrm{i}}: \quad \text { }: ~ & \text { 99p }
\end{array}
$$

$G F ð 2^{8} \mathrm{P}$. Assume that the received polynomial tðxPis


The detection scheme checks whether the syndrome equals zero or not, where syndrome $u$ is Xn

$$
\begin{array}{lll}
\mathrm{u}^{1 / 4} & \mathrm{t}_{\mathrm{i}}: \quad \text { ð } 11 \mathrm{P}
\end{array}
$$

i¹40
If the syndrome equals zero, then it is assumed that no errors have occurred; otherwise, errors did occur.
In the channel coding field, it is assumed that the message sðxPis transmitted over a noisy channel. The channel does not modify the message if no errors occur. Therefore, it is easy to predict that $t_{0}$ is identical to p , with $\mathrm{t}_{0}$ being used to detect the errors. However, as shown in Fig. 3, the message, $S 1 / 4 \mathrm{fs}_{0} ; \mathrm{s}_{1} ; \ldots ; \mathrm{s}_{\mathrm{n} 1} \mathrm{~g}$, is transformed into another message, $\mathrm{ft}_{1} ; \mathrm{t}_{2} ; \ldots ; \mathrm{t}_{\mathrm{n}} \mathrm{g}$, by an AES operation; hence, $t_{0}$ cannot be obtained instinctively. Therefore, this paper investigates the function, predicting $\mathrm{t}_{0}$ from p as shown in Fig. 3, for each operation to make error detection possible in AES.

This work applies an $\begin{array}{rl} \\ p & 1 ; n P C R C \\ \text { to AES, }\end{array}$ where $\mathrm{n} 2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$. In the case where, $\mathrm{n}^{1 / 4} 16$, a 128 bit AES state is treated as a message; hence, only one
parity is generated for a 128 -bit data block. When $\mathrm{n}^{1 / 4}$ 4, the error detection is designed to check each column of the output state. In other words, four 4-byte column vectors in an AES state,
$\mathrm{ft}_{4 \mathrm{jp1}} ; \mathrm{t}_{4 \mathrm{j} 2} ; \mathrm{t}_{4 \mathrm{jp3}} ; \mathrm{t}_{4 \mathrm{j} 4} 4 \mathrm{~g}, 0 \mathrm{j} \quad 3$, are checked separately. Therefore, four parities are required for a 128 -bit data block when $n 1 / 44$. For $n 1 / 48$, two parities are required for a
128-bit data block. The following context addresses the two cases, $\mathrm{n}^{1 / 4} 16$ and $\mathrm{n}^{1 / 4} 4$, because the $ð 9 ; 8 \mathrm{PCRC}$ for the AES algorithm can be constructed under similar conditions to the $ð 17 ; 16 \mathrm{P}$ or $ð 5 ; 4 \mathrm{P}$ CRC for AES.

### 3.1 In SubBytes

In this paper, two implementation types of SubBytes are considered. The first type uses one table instead of the GF $22^{8} \mathrm{P}$ inversion and the affine transformation. The second type separately calculates the GFð $2^{8} \mathrm{D}$ inversion and the affine transformation and the implementation of the GFð $2^{8} \mathrm{P}$ inversion is not limited to the look-up-table method or the combinational logical circuit. In this paper, the first


Fig. 4.The error detection for united SubBytes.
type is named united SubBytesand the second type is separated SubBytes.
For united SubBytes, it is assumed that both the Sub Bytes circuit and the InvSubBytes circuit are implemented in a chip. Error detection is achieved by feeding the output of SubBytes into InvSubBytes, then comparing the input of SubBytes and the output of InvSubBytes, and vice versa, as Fig. 4 shows. If both are identical, then it is concluded that no errors have occurred. Otherwise, the errors did occur. This error detection method may be time-consuming, if only the SubBytes operation is considered. However, in practical terms, normal encryption could be further processed, without waiting for the error detection result, because SubBytes is either the first operation or the second operation in each round. In other words, the operation after SubBytes, such as ShiftRows, MixColumns, or AddRoundKey, may continue, when the output of the round would be intercepted if errors are detected in SubBytes.

If separated SubBytesis adopted, error detection must be applied separately to the GFð2 ${ }^{8} \mathrm{P}$ inversion and the affine transformation. Considering the error detection for the GFð $2{ }^{8} \mathrm{P}$ inversion first, there are two schemes proposed herein. Similarly to Fig. 4, the first scheme detects errors by using the relationship of the
mutual inverse. However, the computation of the GF $22^{8} \mathrm{P}$ inversion is identical for both SubBytes and InvSubBytes; hence, this scheme does not require the encryption and decryption circuits to simultaneously exist in one chip. It can be used with the encryptiononly or decryption-only hardware.

The second scheme is the $\partial \mathrm{n} \mathrm{p} 1 ; \mathrm{nPCRC}$ and assumes that the GFð $2^{8} \mathrm{P}$ inversion is implemented in look-up-table approach. Instead of the inverse value of a giving input, the exclusive value of the giving input and its inverse is stored in the table. Therefore, giving an input $2 \mathrm{GF} 2^{8} \mathrm{P}$, the value, $1 / 4 \mathrm{p}^{1}$, is obtained from the table and then the input is added to to yield ${ }^{1}$, as the marked block in Fig. 5. The error is detected by the syndrome obtained by the dashed line in Fig. 5. In this diagram, no errors are introduced, hence the syndrome is zero.
For one GFð $2^{8} \mathrm{~b}$ inversion, according to Fig. 3 and the error model given in Fig. 2, the errors induce a fault at the input of the GFð2 ${ }^{8} \mathrm{P}$ inversion, as shown in Fig. 6. Suppose that the byte $\mathrm{s}_{\mathrm{i}}$ is changed into another byte $\mathrm{s}_{\mathrm{i}}{ }_{\mathrm{i}}$ by adding the error $\mathrm{e}_{0}$. Then, the syndrome used to detect errors is calculated as ðsip e1p p tip1 p ðtip1 p tip11P 1/4 e0 p e1: ð12P

The one-byte structure of Fig. 5 could be Taking the 16-byte extended to the 4 -byte, 8 -byte, or 16-byte structure.


Fig. 5.The block diagram of one GFð2 ${ }^{8} \mathrm{P}$ inversion with the error detection.
structure into consideration, the input state is denoted as
P
$\mathrm{S} 1 / 4 \mathrm{fs}_{0} ; \mathrm{s}_{1} ; \ldots ; \mathrm{s}_{15} \mathrm{~g}$ and then the parity p is ${ }^{15}{ }_{\mathrm{i} 1 / 40} \mathrm{~s}_{\mathrm{i}}$ from (9). According to (12) and Fig. 3, the parity of the output parity $t_{0}$ could be predicted by

| $\begin{array}{ll} \operatorname{sip}^{1} 1 / 40 \\ \mathrm{i}^{2} & \text { ðtip1 p tip11P; } \\ \mathrm{i}^{1} / 40 \end{array}$ | ð13P |
| :---: | :---: |
| and the syndrome is |  |
| X15 |  |
| t0 p tip1; |  |
| 11/40 | ð14ு |
| X15 X15 | б14 |
| tip1 p p pðtip1 p tip11p |  |

If no errors have occurred, the value $\mathrm{t}_{\mathrm{i}}{ }^{1}{ }_{1}$ will equal $\mathrm{s}_{\mathrm{i}}$. Therefore, the syndrome (14) is zero.

In this paper, all ShiftRows, MixColumns, and AddRoundKey are protected by error detection code. However, the detection technique of SubBytes is varied with its implementation. According to the error detection scheme for SubBytes, three proposed
architectures for AES are denoted by united-SubBytes detection (USBD, hybridSubBytes detection (HSBD), and parity-based-SubBytesdetection(PbSBD), as shown in Fig. 7.


Fig. 6. An error is injected into the input state after entering the $\mathrm{GF}_{2} 2^{8} \mathrm{P}$ inversion.


Fig. 7. The three proposed architectures for AES.

For the affine transformation, error detection is achieved by the ðn p $1 ; \mathrm{nPCRC}$, where $\mathrm{n} 2 \mathrm{f4} ; 8 ; 16 \mathrm{~g}$. Considering $n 1 / 416$ first, and according to (9), the parity p of an input state, $\mathrm{S} 1 / 4 \mathrm{fs}_{0} ; \mathrm{s}_{1} ; \ldots ; \mathrm{s}_{15} \mathrm{~g}$, where $\mathrm{s}_{\mathrm{i}} 2$ GFð $2^{8} \mathrm{P}$, is generated by
X15

$$
\mathrm{p}^{1 / 4} \quad \mathrm{~s}_{\mathrm{i}}: \quad \text { ð15P }
$$

i $1 / 40$
The output state is denoted as $\mathrm{T} 1 / 4 \mathrm{ft}_{0} ; \mathrm{t}_{1} ; \ldots ; \mathrm{t}_{16} \mathrm{~g}$. From (2) and Fig. 3, $\mathrm{t}_{\mathrm{ip} 1}$ is $\mathrm{As}_{\mathrm{i}} \mathrm{p} 63$, where 0 i15. The hexadecimal constant 63 will be eliminated after taking summation of the output state $\mathrm{Tnt}_{0}$, i.e.,

$$
\begin{aligned}
& \text { Xn1Xn1 X15 } \\
& \mathrm{i}^{11 / 401^{1} / 40} \quad \mathrm{i}^{1} 140
\end{aligned}
$$

Therefore, $\mathrm{t}_{0}$ can be predicted by (16) with input parity p . If no errors occur, the syndrome u must be zero, X16
$\begin{array}{lll}u 1 / 4 & t_{i} 1 / 40: & \text { б17P }\end{array}$
i $1 / 40$
In the case of $\partial 5 ; 4 \mathrm{PCRC}$ or $\Varangle 9 ; 8 \mathrm{P}$ CRC, (16) also holds.
3.2 In ShiftRows

From (3), the ShiftRows operation simply rotates the input state $S$, but does not alter the value of $\mathrm{s}_{\mathrm{i}}$. Therefore, $\mathrm{t}_{0}$ may be directly predicted by $\mathrm{P}_{\mathrm{i}^{1} / 40} \mathrm{~s}_{\mathrm{i}}$ in the case of $n 1 / 416$. Similarly, the ShiftRows operation is error free if the syndrome is zero X16

$$
\mathrm{t}_{\mathrm{i}}^{1} / 40: \quad \text { б18P }
$$

$\mathrm{i}^{1} / 40$
When $n 1 / 44$, because each column of the output state would be detected, the four parities $p_{j}$, where $0 j 3$, are p0 $1 / 4 \mathrm{~s} 0 \mathrm{p}$ s5 p s10 p s15; p1 $1 / 4 \mathrm{~s} 4 \mathrm{p}$ s 9 p s14 p s3; p2 $1 / 4 \mathrm{~s} 8 \mathrm{p} \mathrm{s} 13 \mathrm{p}$ s 2 p s 7 ; p $31 / 4 \mathrm{~s} 12 \mathrm{p}$ s1 p s6 p s11; hence, thet $_{\mathrm{j}, 0}$ foreachoutputmessageft ${ }_{\mathrm{j} \mathrm{jp} 1} ; \mathrm{t}_{4 \mathrm{jp2}} ; \mathrm{t}_{4 \mathrm{j} 3} ; \mathrm{t}_{4 \mathrm{jb} 4} \mathrm{~g}$ is $p_{j}$. The case of $n 1 / 48$ is analogous to the case of $n^{1 / 4}$ 4.

### 3.3 In MixColumns

The behavior of the MixColumns operation is more complex because each byte in the input state $S$ influences four bytes in the output state T. However, because of the ingenious design of the matrix coefficients, it is also possible to apply the ðn p
$1 ; \mathrm{nPCRC}$ directly, where $\mathrm{n} 2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$. The MixColumns operation works as follows:
2 t4jp1 $3 \quad 20203010132 \mathrm{~s} 4 \mathrm{j} \quad 3$
$664 \mathrm{tt44jjpp} 23775$ ¼ 4660102030101010203577
664 ss44jjpb12 577; where 0 j 3:
|fflfflffltffl\{zfflfflffl4jb0 4 ffl\} 03 01 01
|fflfflfflfflffl\{zfflfflfflfflffl\}s4jb0 3
TS
ð19p
From (19), it is yielded that the summation of vector $T^{0}$ equals that of vector $S^{0}$.
X3
$\mathrm{t}_{4 \mathrm{j}} \mathrm{p}_{\mathrm{k}} \mathrm{p}_{1}{ }^{1 / 4}$ ð02 p $01 \mathrm{p} 01 \mathrm{p} 03 \mathrm{Ps}_{4 \mathrm{j}} \mathrm{p}$
$\mathrm{k}^{1 / 40}$
ð03 p 02 p 01 p 01Р $\mathrm{s}_{4 \mathrm{jp1}} \mathrm{p}$ ð01 p $03 \mathrm{p} 02 \mathrm{p} 01 \mathrm{Ps}_{4 \mathrm{j} 2} \mathrm{p}$ ð201
ð01 p $01 \mathrm{p} 03 \mathrm{p} 02 \mathrm{Ps}_{4 \mathrm{jp} 3}$;
$1 / 4$ s 4 j b s4jp1 p s4jp2 p s4jb3;
X3

$$
1 / 4 \quad \mathrm{~s} 4 \mathrm{jpk}:
$$

k1/40
Therefore, when the $05 ; 4 \mathrm{PCRC}$ is applied, the output parity $\mathrm{t}_{\mathrm{j} ; 0}$ of the jth column vector may be directly predicted from the jth column vector of the input state by $\mathrm{P}_{\mathrm{k}^{1} / 40}^{3} \mathrm{~S}_{4 \mathrm{j} \mathrm{jk}}$.
Similarly, in the case $n 1 / 416, \mathrm{t}_{0}$ is predicted by
X3 X3
t0 $1 / 4$ t4jpkp1; j1140 k¹/40
X3 X3
1/4 $\quad$ s4jpk;
$\mathrm{j}^{1} / 40 \mathrm{k} 1 / 40 \mathrm{X} 15$
$1 / 4 \quad \mathrm{~s}_{\mathrm{i}}:$
i $1 / 40$
Because the summation of $02,01,01$, and 03 is 01 , (20) can be satisfied for the $\varnothing 17 ; 16 \mathrm{P}, ð 9 ; 8 \mathrm{P}$, or $ð 5 ; 4 \mathrm{P}$ CRC. The coefficients of InvMixColumns display an identical phenomenon. The summation of the four coefficients used in decryption, $0 \mathrm{~B}, 0 \mathrm{D}, 09,0 \mathrm{E}$, is also 01 . Therefore, $\mathrm{t}_{0}$ or $\mathrm{t}_{\mathrm{j} ; 0}$ can be predicted in the same way as that of MixColumns.

### 3.4 In AddRoundKey

Discussing the case $\mathrm{n} 1 / 416$ first, it is assumed that each round key already has a parity; hence, the round
key is represented as $\mathrm{fk}_{0} ; \mathrm{k}_{1} ; \ldots ; \mathrm{k}_{16} \mathrm{~g}$, where $\mathrm{k}_{0}{ }^{1 / 4} \mathrm{P}^{15}{ }^{\mathrm{i} 1 / 40}$ $\mathrm{k}_{\mathrm{ip1} 1}$ is the parity and $\mathrm{fk}_{1} ; \ldots ; \mathrm{k}_{16} \mathrm{~g}$ is the normal round key. The AddRoundKey operation only adds the input T $1 / 4$ S p K:
ð21P

Fig. 8.The error detection scheme for key expansion.

We apply the summation operation to (21) to obtain X15 X15X15tip1 1/4 sip kip1 1/4 p p k0: ð22P i1/40 $\mathrm{i}^{1} / 40 \mathrm{i}^{1} / 40$
Accordingly, $\mathrm{t}_{0}$ may be obtained from $\mathrm{p} \mathrm{p} \mathrm{k}_{0}$. The parities for $\mathrm{n}^{1 / 4} 4$ or $\mathrm{n}^{1 / 4} 8, \mathrm{p}_{\mathrm{j}}$, are calculated in the same way; however, the round key must also have four or two parities.

### 3.5 In the Key Expansion

The on p $1 ; n \mathrm{nPCRC}$ is also adopted in key expansion, where $n 2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$. However, the $\Varangle 5 ; 4$ PCRC is always used in the interior of the key expansion. The key expansion and the error detection scheme are jointly depicted in Fig. 8, where the decision blocks are removed from Fig. 1 for a simple description of error detection, as the conditions only determine where the error detection is applied, not how it is designed.
In this key expansion, with error detection, one word contains five bytes and the symbol of a word is denoted by $\mathrm{W}^{0} 1 / 2 \mathrm{i} \mathrm{i}^{1 / 4} 1 / 2 \mathrm{~W}^{1} / 2 \mathrm{i} \mathrm{k}$ parity, where k is a catenation symbol. At first, the parities of the first Nk words, where Nk 2 f4;6;8g, are obtained by the generator $1 \mathrm{p} x$, i.e., the parity $\mathrm{p}_{\mathrm{i}}$ of
W $1 / 21^{1 / 1 / 4} 1 / 2 \mathrm{wi} ; 0 \mathrm{wi} ; 1 \mathrm{wi} ; 2 \mathrm{wi} ; 3 \mathrm{is}$
pi $1 / 4$ wi; 0 b wi; 1 p wi; 2 p wi;3:

Then, the Nk-pair parities and messages form new Nk words, $\mathrm{W}^{0} 1 / 20 ; \mathrm{W}^{0} 1 / 21 ; \ldots$, and $\mathrm{W}^{0} 1 / 2 \mathrm{Nk}$. The new words are successively put into the Nk shift blocks, from $\mathrm{W}^{0} 1 / 2 \mathrm{i}$ Nkto $\mathrm{W}^{0_{1}} / 2 \mathrm{i} \quad 1$, at the top of Fig. 8, after which, the key expansion starts. A 128-bit round key and its one-byte parities are collected after each period of four shifts. If |  |
| :--- |
| $17 \% 16 \mathrm{P}$ CRC is chosen for | AES, the one-byte parity of a round key is obtained by summing the four parities of output words. If $ð 5 ; 4 \mathrm{PCRC}$ is chosen, then the four parities are kept.

state with a normal key $\mathrm{K} 1 / 4 \mathrm{fk}_{1} ; \mathrm{k}_{2} ; \ldots ; \mathrm{k}_{16} \mathrm{~g}$ to yield the output state as follows:


In the key expansion, the RotWord rotates the byte order of $\mathrm{W} 1 / 2 \mathrm{i} \quad 1$; hence, the parity is the same as that of $\mathrm{W}^{0} 1 / 2 \mathrm{i} \quad$. For the SubWord operation because it is a function which executes SubBytes on each byte of input, the error detection scheme is the same as that in SubBytes, described in Section 3.1. However, in the case of united SubBytesbeing used, the parity must be calculated separately.
For the EXOR operation with $\mathrm{Rcon} 1 / 2 \mathrm{i}=\mathrm{Nk}$, the error detection is achieved by EXORing the parity of temp
 $\mathrm{f} 02^{\mathrm{bi}=\mathrm{Nkc}} ; 00 ; 00 ; 00 \mathrm{~g}$. The parity of Rcon ${ }^{1} / 2 \mathrm{i}=\mathrm{Nk}$. ${ }^{1 / 2}$ $02^{\mathrm{bi}=\mathrm{Nkc}}$ due to the three bytes of zero value in Rcon $1 / 2 \mathrm{i}=\mathrm{Nk}$. At the end of the key expansion, the parity $\mathrm{t}_{0}$ is the EXOR of the parity of current data and the parity of $\mathrm{W}^{0} 1 / 2 \mathrm{Nk} 1$.
3.6 More Details for $\begin{array}{rl} \\ 5 & 4 \mathrm{P} \text { CRC }\end{array}$

Although the $\begin{array}{r} \\ \hline\end{array} 4 \mathrm{PCRC}$ has four parities, it is possible for only one parity to be used in realization of this scheme. AES can be implemented in a 32-bit structure, i.e., one column of a state is processed once in every round. In this structure, the position of ShiftRows must be shifted above the SubBytes operation. After ShiftRows, each column passes ramergh the identical calculations, SubBytes, MixColumns, and AddRoundKey; the parity generation, or the syndrome calculation for each column, are also identical, so only one circuit is required.

## UNDETECTABLE ERRORS

Even though the AES algorithm propagates the errors during encryption, the error coverage can be also analyzed mathematically. Actually, only the MixColumns and SubBytes operations cause
numerous erroneous bits when a single-bit error is injected, when ShiftRows or AddRoundKey do not change the bit number of the errors. Several assumptions are made, as follows:

1. The error model is considered as Fig. 2.
2. All nonzero error block over GFð2 ${ }^{8 \text { ðnp } 1 \mathrm{P}} \mathrm{P}$ have the same probability, where $\mathrm{n} 2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$.
3. Each operation has the
same error injection probability.
4.1 The Undetectable Errors in SubBytes

Because SubBytes is invertible, all errors injected into input can be detected by InvSubBytes and vice versa. Therefore, the united SubBytes, has 100 percent fault coverage. In separated SubBytes, both operations, the $G F \searrow 2^{8} \mathrm{P}$ inversion and the affine transformation, have their own error detection. The GFə $2^{8} \mathrm{P}$ inversion is also invertible, so it has 100 percent fault coverage in hybrid SubBytes.
In parity-based SubBytes, the error detection capability of the $G F ð 2^{8} \mathrm{P}$ inversion is analyzed. According to (14), the scheme only uses XOR operations, so all the codewords are the undetectable errors in parity-based SubBytes. Therefore, while applying the $\begin{aligned} \\ 17 ; 16 \mathrm{PCRC} \text { to a } 128 \text {-bit data block, the }\end{aligned}$ number of undetectable nonzero errors $\check{ } \check{2}{ }^{8} \mathrm{p}^{16} \quad 1$ and the percentage of
 theð5;4P CRC is applied to a 128 -bit data block, the total number of undetectable nonzero errors is $\partial ð 2^{8} \mathrm{P}^{4}$ $1 \mathrm{P}^{4}$ and the $\left.{ }^{2^{3}}\right)-1$ percentage is $\partial_{8}^{{ }_{8}^{4}}{ }_{5} \mathrm{P}^{4}$ $100 \% \mathrm{ffi2}: 5610^{8} \%$. Simið2 P larly, the percentage of undetectable errors for the $ð 9 ; 8 \mathrm{PCRC}$ is $0: 1610^{2} \%$.
The affine transformation is detected by ðn p $1 ; n \mathrm{nCRC}$. Although five erroneous bits were caused, while injecting a single-bit error, the error coverage can still be analyzed. Theorem 1.Given an input state S $1 / 4 \mathrm{fp} ; \mathrm{s}_{0} ; \mathrm{s}_{1} ; \ldots ; \mathrm{s}_{\mathrm{n} 1} \mathrm{~g}$,
P
where parity p is ${ }^{\mathrm{n}} \mathrm{i}_{1 / 40}{ }^{1} \mathrm{~s}_{\mathrm{i}}$, and $\mathrm{n} 2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$, the output state is $T 1 / 4 \mathrm{ft}_{0} ; \mathrm{t}_{1} ; \ldots ; \mathrm{t}_{\mathrm{n}} \mathrm{g}$, where $\mathrm{t}_{0}$ is Ap from (16), and
$\mathrm{t}_{\mathrm{ip} 1}, 0 \mathrm{i} \mathrm{n} 1$, is obtained from (2). Introducing an error $\mathrm{E}^{1 / 4} \mathrm{fe}_{0} ; \mathrm{e}_{1} ; \ldots ; \mathrm{e}_{\mathrm{n}} \mathrm{g}$ into the state $\mathrm{S}^{1 / 4} \mathrm{fp} ; \mathrm{s}_{0} ; \mathrm{s}_{1} ; \ldots ; \mathrm{s}_{\mathrm{n} 1} \mathrm{~g}$, the summation of the output $\mathrm{T}^{0}$ will equal to zero if and only if $\mathrm{P}^{\mathrm{n}} \mathrm{i}^{1} / 40 \mathrm{e}_{\mathrm{i}} 1 / 40$.
Proof. Because n is even, the value 63 will be cancelled. Therefore, the summation of the erroneous output $\mathrm{T}^{0}$ is
$\mathrm{XntO}_{\mathrm{i}}{ }^{1} 1 / 4 \mathrm{Ap}$ p e0 p A Xn1ðsi p eip1P;

$$
\mathrm{i}^{1} 40 \quad \mathrm{i}^{1} / 40
$$

Xn1 $\quad \mathrm{Xn}^{1} / 4 \mathrm{AppA} \quad \mathrm{s}_{\mathrm{i}} \mathrm{pA} \quad \mathrm{e}_{\mathrm{i}}$; $\left.\right|_{1^{1} / 40} \mid$ fflfflfflfflfflfflfflffl $\left\{\right.$ zfflfflfflfflfflfflfflffl ${ }^{1} / 40$ ffl

0
Xn

```
1/4 A 
```

i $1 / 40$
ATherefore,gular overPni $1 / 40$ ei $1 / 4 \mathrm{GF} 0 \mathrm{Pis}$ held. Because the matrix $\widehat{J}^{\mathrm{n}}{ }_{\mathrm{i}}{ }_{1 / 4} \mathbf{P}_{0}, \mathrm{tA}^{0}{ }_{\mathrm{i}}$ Pequalsneiis zero if and only ifto zero ifandAis nonsin-onlyPin $1 / 40$ eifi
$\mathrm{i}^{1} / 40$
is zero.
tu
In the $\partial n \mathrm{p} 1 ; \mathrm{nPCRC}$, the nonzero errors are undetected, when the equation $\mathrm{P}^{\mathrm{n}}{ }^{1} / 40 \mathrm{e}_{\mathrm{i}} 1 / 40$ is held, i.e., errors are also the codewords. According to Theorem 1, all undetectable errors are also undetected after the affine transformation. Therefore, while applying the ðn p $1 ; n \mathrm{nCRC}$ to a 128 -bit data block, the percentages of the undetectable errors are 0.4 percent, $0: 1610^{2} \%$, and 2:56 $10^{8} \%$, respectively, for $\mathrm{n}^{1 / 4} 16, \mathrm{n}^{1 / 4} 8$, and n $1 / 44$.
4.2 The Undetectable Errors in MixColumns

MixColumns also has a diffusion property. It causes five or 11 erroneous bits while injecting a single-bit error in one column vector of the input state. However, the coefficients eliminate the diffusion of errors after summing the erroneous columnvectoroftheoutputstate.TheMixColumns is shown again below, and it is supposed that each byte of the input vector is polluted by an error.

$$
2 \quad 3 \quad 2
$$

${ }^{\text {} 24 P} \mathrm{P}_{\mathrm{k}^{1 / 40}}$
32

664 ttiipp23 775 1/4 6460102030101010203577664
ssiipp12 bp eeiipp12 775:
tip4 $03010102 \quad$ sip3 p eip3
Then, the summation of the column vector $\mathrm{t}_{\mathrm{ip} 1}$ is X3
$\mathrm{t}_{\mathrm{i} k k p 1} 1 / 4$ ð 02 p $01 \mathrm{p} 01 \mathrm{p} 03 \mathrm{D} \mathrm{Cs}_{\mathrm{i}} \mathrm{p} \mathrm{e}_{\mathrm{i}} \mathrm{Pb}$
$\mathrm{k}^{1 / 40}$ ð03 p 02 p 01 p 01Ьðs ip p $\mathrm{e}_{\mathrm{ip} 1} \mathrm{~Pb}$

b $\mathrm{e}_{\mathrm{ip}} \mathrm{P}$; X3
$1 / 4 ð s_{\mathrm{i}} \mathrm{p}_{\mathrm{k}} \mathrm{p} \mathrm{e}_{\mathrm{i}} \mathrm{p}_{\mathrm{k}} \mathrm{p}$ :

The equation also holds for two or four columns vectors.
Theorem 2.Giving an input state $S 1 / 4 \mathrm{fp} ; \mathrm{s}_{0} ; \mathrm{s}_{1} ; \ldots ; \mathrm{s}_{\mathrm{n} 1} \mathrm{~g}, \mathrm{P}$ where $\mathrm{p}^{1 / 4}{ }_{\mathrm{i}}^{\mathrm{i} / 40}{ }^{1} \mathrm{~s}_{\mathrm{i}}$ is the checksum of the input state and n $2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$. After MixColumnsand the parity
 where $\mathrm{t}_{0} 1 / 4 \mathrm{p}$, and the rest is the output of MixColumns. Introducing an error
E $1 / 4 \mathrm{fe}_{0} ; \mathrm{e}_{1} ; \ldots ; \mathrm{e}_{\mathrm{n}} \mathrm{g}$ into the state $\mathrm{S} 1 / 4 \mathrm{fp} ; \mathrm{s}_{0} ; \mathrm{s}_{1} ; \ldots ; \mathrm{s}_{\mathrm{n}} \mathrm{g}$, then the errors of the ðn p $1 ; \mathrm{nP}$ CRC in MixColumnsare P undetectable if and only if the summation $\quad{ }_{i}{ }_{i}^{1} / 40$ $\mathrm{e}_{\mathrm{i}}$ is zero.
Proof. The syndrome $\mathrm{P}^{\mathrm{n}}{ }_{\mathrm{i} / 40} \mathrm{t}_{\mathrm{i}}$ is used to check whether errors occurred or not. It is assumed that no errors occurred, if and only if the syndrome is zero. The summation of the erroneous output state is
$\mathrm{XntO}_{\mathrm{i}}{ }^{1 / 4}$ ðt0 $\mathrm{peOP} \mathrm{p} \mathrm{Xnt0i}$ :

$$
\mathrm{i}^{1} 40 \quad \mathrm{i}^{1 / 41}
$$

From (25), because n is the multiple of four, the above equation is represented as
 $\mathrm{i}^{1} 1 / 40 \quad \mathrm{i}^{1} / 41$
Xn1 $\quad \mathrm{Xn}^{1 / 4} \mathrm{t}_{0} \mathrm{p} \quad \mathrm{s}_{\mathrm{i}} \mathrm{p} \quad \mathrm{e}_{\mathrm{i}}$;

$$
\mid \text { fflfflfflfflfflffl }\left\{\text { zfflfflfflfflffl }{ }^{1 / 40} \text { ffl }\right\} \quad{ }^{\text {i} 1 / 40 ~}
$$

0
Xn

```
    1/4 e
```

i $1 / 40$
Therefore, the error is undetectable if and only if $\mathrm{P}^{\mathrm{n}}{ }^{\mathrm{i} / 40}$ $\mathrm{e}_{\mathrm{i}}$ is zero. tu
From Theorem 2, there are $\partial \partial 2^{8} \mathrm{P}^{16} 1 \mathrm{P}$ nonzero errors that are undetectable, when the $\delta 17 ; 16 \mathrm{PCRC}$ is
applied to a 128 -bit data block. This result is the same as those in the affine transformation described above. Similarly, the total number of the undetectable errors for the $\partial 9 ; 8$ Por $ð 5 ; 4 \mathrm{P}$ CRC is $\partial ð 2^{8} \mathrm{P}^{4} 1 \mathrm{P}^{4}$ or $ð ð 22^{8} \mathrm{p}^{8}$ $1 \mathrm{P}^{2}$, respectively.
4.3 The Undetectable Errors in ShiftRowsor AddRoundKey
ShiftRows does not change the value of the input state, and AddRoundKey only EXORs the input state with a round key. Therefore, the undetectable errors are the same as those analyzed in the affine transformation or MixColumns.

## DETECTION LEVELS

The proposed scheme may be used in operation-level, roundlevel, or algorithm-level error detection. In operation-level detection, the syndrome is checked at the end of each operation. Similarly, if the syndrome is obtained at the end of each round, it is round-level detection. The implementation of operation-level error detection is easy to figure out. The syndrome is calculated at the end of each operation according to the equations derived in Section 3. However, the implementation of a roundlevel detection needs more ingenuity, when the SubBytes is protected by united SubBytes. The parity is generated at the end of the SubBytes or the beginning of the ShiftRows. Then, the parity directly passes through ShiftRows, and MixColumns because its value will not be changed after the two operations. Finally,


Fig. 9.The proposed scheme under round-level error detection.
the parity is EXORed with the key parity. The total path is shown in Fig. 9. Obviously, the syndrome could then be checked at the end of the round. In hybrid SubBytes, the structure for round-level error detection is similar to Fig. 9, but the parity is generated after the $G F \partial 2^{8} \mathrm{P}$ inversion. Because the parity of the state, in the ith round, cannot pass through the inversion of $\mathrm{GF}_{2}{ }^{8} \mathrm{p}$ in i p 1 round, the parity must be regenerated in each round. Therefore, unitedSubBytes detection or hybrid-SubBytes detection cannot be implemented as algorithm-level detection.

However, each operation of parity-based SubBytesis protected by ðn p $1 ; n \mathrm{BCRC}$, hence the parity could pass through a round. Therefore, parity-based SubBytescould be applied as an operation-level, round-level, or algorithmlevel error detection.

## FEATURES AND COSTS

### 6.1 Scalability

In Section 3, it was found that the three error detections, on p $1 ; \mathrm{nPCRC}$, where $\mathrm{n} 2 \mathrm{f} 4 ; 8 ; 16 \mathrm{~g}$, had similar structures. The calculations of parities or syndromes were all based on Byte-EXOR (B-EXOR) operation and the length of the message was a multiple
of four bytes. Therefore, the proposed approach is scalable with practical hardware design; in other words, the three CRCs can be applied to an AES implementation of an 8 -bit, 32 -bit, or 128 -bit structure. In general, the portable devices are more probable to encounter DFA than a nonportable device. Therefore, the scalability of error scheme is good for practical purposes because 8 -bit and 32-bit architectures are most commonly used in portable applications, such as cell phones, SmartCard, or RFID tag.

The approach proposed by Bertoni et al. [1] cannot be easily scaled down into the 8 -bit architecture because the parity of $s_{i}$ requires the information from $\mathrm{s}_{\mathrm{ip1} 1}$ and $\mathrm{s}_{\mathrm{ip} 2}$. However, this work can
easily be applied to an 8-bit, 32-bit, or 128-bit AES architecture. The syndrome generation is similar to parity generation. Fig. 10 shows a block diagram of (17) and (16) for 8-bit AES architecture. While 16 bytes $\mathrm{t}_{\mathrm{a}}$ are obtained, the syndrome u is obtained immediately, where the initial value of parity registers as a zero byte. The ShiftRows, MixColumns, or AddRoundKey have similar structures to Fig. 10, but the matrix transformation, A, is not required. The 32bit or 128-bit AES can also be implemented, based on the concept in Fig. 10.
The 32-bit architecture is the most flexible structure from the point of error detection because it could use ð 17 ;16Р,


Fig. 10.The block diagram of error detection for 8-bit AES architecture.
$\Varangle 9 ; 8 \mathrm{P}$, or $ð 5 ; 4 \mathrm{P}$ CRC to achieve the error detection objective. No matter which one is selected, it is possible that only a one-byte register is required to store the parities. However, the input must be a onecolumn vector, defined in AES; thus, (20) may be used to detect faults for a one-column calculation.

### 6.2 Symmetry

From Fig. 10, it can be seen that the proposed scheme is symmetric in both encryption and decryption. This has the advantage of the encryption and decryption being integrated into one chip. However, the scheme proposed by Bertoni et al. [1] is asymmetrical in MixColumns and InvMixColumns. As shown in Table 1, the output parity prediction of InvMixColumns is more complex than that of MixColumns.
6.3 Costs

While introducing proposed error detection schemes into AES, the hardware cost required by those schemes is evaluated through their computational complexity. Error detection consists of two parts-the parity and syndrome generation. Discussing the cost in parity generation first, in our proposed schemes, the parity requires only the EXOR operation. A total of ðn $1 \mathrm{D}{ }^{16}{ }_{n}$ Byte-XORs (B-EXOR) is required to calculate the parity of the input for the proposed approach. Taking the $ð 5 ; 4 \mathrm{PCRC}$ for a 128 -
bit data block as an example, one checksum of an input message is generated by three B-EXORs and a total of 12 B -EXORs for four parities. However, united SubBytesuses InvSubBytes to check error, so no parity generation is required. In hybrid SubBytes, the $\partial \mathrm{n} \mathrm{p} 1 ; \mathrm{nPCRC}$ is applied to the affine transformation; 15, 14, or $12 \mathrm{~B}-\mathrm{XORs}$ are required to produce the parities for $n$ of 16,8 , or 4 , respectively. In the method proposed by Bertoni et al. [1], 167 bitEXORs (b-EXOR) were required to obtain 16 one-bit parities for an AES state. In [7], they used the inversion operation to detect the errors; hence, no parities were paid for. However, the hardware of parity generation is minor because the parity generation is required to perform at the beginning of the parity-based detection is applied. In PbSBD , because the parity can pass through each operation along with predicting the parity, the parity generation only performs once. In USBD and HSBD, the parity must be regenerated in SubBytes of each round; nevertheless, only one circuit of parity generation is required when one round is implemented to achieve AES computing. In the approach of Bertoni et al. [1], the parity can also pass through the round; hence, one circuit of parity generation is required.

As regards the cost of the syndrome generation and parity prediction, it varies from operation to
operation. United SubBytesuses the InvSubBytesto detect errors. In hybrid SubBytes, the GFð $2^{8}$ p inversion is used to self-check errors; the ðn p $1 ; n \mathrm{nPCRC}$ is used to detect errors of affine transformation. According to (17), 16 B-EXORs are required to obtain the syndrome for every on p $1 ; n \mathrm{nCRCs}$. However, the execution number of affine multiplication to predict parity, (16), depends on $n$; the number is one, two, or four when $n$ is 16,8 , or 4 , respectively. For parity-based SubBytes, the cost in affine transformation is the same as that in hybrid SubBytes. However, the GFð $2^{8} \mathrm{~b}$ inversion also uses Øn p $1 ; n \mathrm{nPCRC}$; according to (14), 32 B-EXORs are
required (note that the $\partial \mathrm{t}_{\mathrm{i} 1 \mathrm{p}} \mathrm{p} \mathrm{t}_{\mathrm{ip}}{ }_{1}^{1} \mathrm{P}$ in (14) is obtained from a table, not requiring EXOR calculation). In ShiftRows and MixColumns, no prediction functions are necessary and the syndrome is obtained by summing all output byte and the parity. Therefore, in the two operations, 16 B -EXORs are required. In AddRoundKey, the one, two, or four one-byte parities of a round key are involved in the parity prediction, requiring extra B -EXORs to be paid for. The results summarized in Table 1 are the cost of the operationlevel detection, i.e., the error detection is at the end of every operation. If round-level or algorithm-level are chose, only

TABLE 2
The Possible Combinations of Our Proposed Schemes

| USBD | HSBD | P6SBD |
| :---: | :---: | :---: |
| $(17,16)$ | $(17,16)$ | $(17,16)$ |
| $(9,8)$ | $9,8)$ | $(9,8)$ |
| $(5,4)$ | $(5,4)$ | $(5,4)$ |

the cost of parity prediction is required in every operation and the cost of syndrome generation is only paid at the end of each round or of the AES algorithm, respectively.

The costs of Bertoni et al.'s [1] approach are also varied in each operation. The SubBytes requires extra m 256-byte memory spaces to predict the parity, where $m$ is dependent on the implementation of the AES. Taking an

TABLE 1
The Cost of Syndrome Generation and Parity Prediction in Each AES Operation in the Operation-Level Detection

|  |  | Ours ( $\mathrm{n}=16,8$ or 4 ) | Bertoni[1], [3] | Kami 7 ] |
| :---: | :---: | :---: | :---: | :---: |
| Bit number of parity |  | 8/16/32 bits | 16 bits | 0 bit |
| SubBytes | USB | InvSubBytes | - | InvSubBytes |
|  | HSB | the $G F\left(2^{8}\right)$ inversion, $16 \times 8$ b-EXORs, and $1 / 2 / 4$ AMs | - |  |
|  | P6SB | $32 \times 8$ b-EXORs, $16 \times 8$ bEXORs, and $1 / 2 / 4$ AMs | $m \times 256$ bits memory, $m \times$ 9 b-EXORs, and comparison circuits. |  |
| Shiftrows |  | $16 \times 8$ b-EXORs | bit shift $+16 \times 8$ b-EXORs | InvShiftRows |
| MixColumns | Cost in EN | $16 \times 8$ b-EXORs | $16 \times 8+16 \times 4$ b-EXORs | InvMixColumns |
|  | Cost in DE | $16 \times 8$ b-EXORs | More complicated than in EN | MixColumna |
| Addroundkey |  | $(16+1 / 2 / 4) \times 8$ b-EXORs | $16 \times 8+16 \mathrm{~b}$-EXORs | Addroundkey |

B-EXOR $=8$ b-EXORs, b-EXOR $=$ bit EXOR operation, $\mathrm{EN}=$ encryption,
$\mathrm{DE}=$ decryption, and $\mathrm{AM}=$ affine multiplication.

AES implemented in a 32-bit structure as an example, four bytes are calculated in parallel, thus four tables are required. The size of a table with error detection, in [1], is a double of that in AES, so a total of 512 bytes is for one table, i.e., 256 extra bytes are caused for one table. The 256 extra bytes are constants with odd parity, e.g., 000000001 ; therefore, one comparisoncircuitorsyndromegenerationcircuitisrequir ed to detect the error. This detection method has been modified by Bertonietal. [3] andthe extra memory sizeis reduced from m 256 bytes to m 256 bits. Additionally, m 9 b-EXORs are introduced. The error
detection of one byte, appended with one-bit parity, requires eight b-EXORs (bit EXOR operation) or a total of 168 b-EXORs for a 128-bit data block. However, Bertoni et al.'s scheme must predict the output parity in MixColumns, therefore, the extra calculations of 164 b -EXORs are required in the encryption process. In decryption, the error-detection hardware for InvMixColumns is more complicated than in encryption. Because the prediction of InvMixColumn is not derived in [1], the cost is not specified in Table 1. The costs of Karri et al.'s scheme required the inversion of each operation and it was
also time-consuming. The operations in the key expansion are similar to the four major operations of AES; thus, the detailed comparisons of the key expansion are not discussed. Although most operations require 16 B -EXORs to compute the syndrome, it is possible to achieve the computation with less B-EXORs.

## ERROR DETECTION CAPABILITY

In Karri et al. [7], because the four operations of AES are bijective, their error detection capability is very high. If it is assumed that only one 128 -bit error occurs during encryption or decryption, then all
nonzero error patterns can be detected in the operation-level, round-level, or algorithmlevel detection. In Bertoni et al. [1], they used the paritybased technique and the undetectable errors do exist. Bertoni et al. [1] did a lot of tests to obtain the results about error detection capability and the results will be compared to ours in Fig. 14.
All simulations and statements of our proposed schemes, addressed here, are also under the three assumptions given in Section 4. Three architectures, USBD, HSBD, and PbSBD, were proposed herein; each architecture has three types of CRC, ð17;16P, $ð 9 ; 8 \mathbf{P}$, and $ð 5 ; 4 \mathrm{P}$ CRCs, as shown in Table 2.


Fig. 11.The simulation model. Each data block has 64 ones and the position of ones uniformly distributed in a data block. The error bits uniformly distribute in an error block. The assignment of error blocks uniform distributes in both rounds and operations.

Thus, nine methods were simulated. In PbBSD , the data procedure is thoroughly protected by the ðn p $1 ; \mathrm{nPCRC}$; thus, each operation has undetectable errors. However, in USBD, the fault coverage in SubBytes is 100 percent, so the amount of overall undetectable errors is 80 percent of that in USBD. Similarly, in HSBD, the amount is reduced to 75 percent of that in USBD.

The simulation model is shown in Fig. 11. Each method is simulated by 26 tests distinguished by the bit number of the injected errors. The last test in Fig.

12, Fig. 13, and Fig. 14, labeled as random, used error patterns with random erroneous bit number. Each error pattern has $10^{7}$ blocks and thebitlengthofeveryblockis 136 ð128 p 8P, 144ð2 ð64p 8 PP , or $160 ð 4$ ð32 p 8PP, respectively, for the ð $17 ; 16 \mathrm{P}$, $ð 9 ; 8 \mathrm{P}$, or $ð 5 ; 4 \mathrm{P}$ CRC. The all-one error block was considered as a totally different state; hence, the maximum number of erroneous bits was 135,143 , or 159 in a random test. Each test used one data pattern of $10^{7}$ data blocks, and every


Fig. 12. Percentage of undetectable errors of the $ð 17 ; 16 \mathrm{P}$ CRC over GFð $2^{8} \mathrm{P}$.
Fig. 13. Percentage of undetectable errors of the $ð 9 ; 8 \mathrm{P}$ CRC over $G F ð 2^{8} \mathrm{P}$. Their percentage is 4.14 percent for 2 -bit errors and 0.067 percent for 4 -bit errors.


Fig. 14. Percentage of undectable errors of the $\begin{gathered} \\ 5\end{gathered} 4 \mathrm{P}$ CRC over $G F \not 2^{8} \mathrm{P}$. The percentage is 1.8 percent for 2-bit errors and 0.13 percent for

4-bit errors.
block has 64-bit ones of normal distribution. The erroneous rounds and erroneous operation were also randomly chosen.

As seen in Fig. 12, all the simulated odd-bit errors were detected. The percentage of the undetectable errors dropped dramatically as the erroneous bit number increased. When the number of erroneous bits was greater than eight, the percentage was below 1 percent and stable. The test using random erroneous bits is about 0.3 percent and it was close to the theoretic value obtained in Section 4, 0.4 percent. Obviously, all the experimental results followed the curves of ideal values.

The same data patterns used in the above tests were also used for the $\delta 9 ; 8 \mathrm{PCRC}$ and the $\delta 5 ; 4 \mathrm{P}$ CRC; all test conditions, except for the error patterns, were identical to those used to test the $\delta 17 ; 16 \mathrm{P}$ CRC. The $\Varangle 9 ; 8$ PCRC generated two parities for a 128 -bit data block. Because the values in the two tests, 2-bit and 4bit erroneous bits, are too large, they were dependently shown in Fig. 13. All odd-bit errors were also detected. The percentage also dropped dramatically when the erroneous bits increased, as shown in Fig. 13. For the random test, the percentage is about $0: 1410^{2} \%$, very close to the theoretical value of 0:16 $10^{2} \%$.

In Fig. 14, the results of the $\delta 5 ; 4 \mathrm{PCRC}$ and Bertoni et al. [1] are shown. Obviously, this percentage is very small in contrast to the $ð 17 ; 16 \mathrm{PCRC}$ or the $\Varangle 9 ; 8 \mathrm{P}$ CRC. When the number of erroneous bits was larger than 16 , the percentages of undetectable errors dropped to zero. The percentage in the random test was 0 percent, very close to the theoretic value of $2: 5610^{8} \%$. Of course, all odd-bit errors could be detected.
Fig. 14 also shows the results in Bertoni et al. [1]. The test models of Bertoni et al. [1] are different from ours. They have injected multiple bit errors (between 2 to 16) at the beginning of the round. From Fig. 14, their scheme has better error detection than ours, when the errors are between 2 and 6 , and the cases of 8 -bit errors are close. When the number of erroneous bits is above 10, the performance of the proposed scheme is better than that of Bertoni et al. [1].

## II. CONCLUSIONS

This work has proposed a simple, symmetric, and highfault-coverage error detection scheme for AES. Although the erroneous bits are diffused in AES, this work used the linear behavior of each operation in AES to design a detection scheme. This scheme only uses an ðn p $1 ; n \mathrm{nPCRC}$ to detect the errors, where n 2 $\mathrm{f} ; 8 ; 8 ; 16 \mathrm{~g}$, and the parity of the output of each operation is predicted in a simple fashion. Even though the number of parities is two or four, respectively, for $\mathrm{n} \frac{1 / 4}{4}$ 8 or $n 1 / 44$, it is possible to use only one 8 -bit register
for storing the parities during hardware implementation. This error detection may also be used in encryption-only or decryption-only designs. Because of the symmetry of the proposed detection scheme, the encryption and decryption circuit can share the same error detection hardware. The proposed schemes can be applied in the implementation of AES against differential fault attacks and can be easily implemented in a variety of structures, such as 8 -bit, 32 -bit, or 128 -bit structures.

## REFERENCES

[1] G. Bertoni, L. Brevegelieri, I. Koren, P. Maistri, and V. Piuri, "Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard," IEEE Trans. Computers, vol. 52, no. 4, pp. 492-505, Apr. 2003.
[2] G. Bertoni, L. Brevegelieri, I. Koren, P. Maistri, and V. Piuri, "Detecting and Locating Faults in VLSI Implementations of the Advanced Encryption Standards," Proc. 18th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 105-113, Nov. 2003.
[3] G. Bertoni, L. Brevegelieri, I. Koren, and P. Maistri, "An Efficient Hardware-based Fault Diagnosis Scheme for AES: Performances and Cost," Proc. 19th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 130-138, Oct. 2004.
[4] E. Biham and A. Shamir, "Differential Fault Analysis of Secret Key Cryptosystems," Advances in Cryptology-Proc. CRYPTO '97, pp. 513-525, 1997.
[5] P. Dusart, G. Letourneux, and O. Vivolo, "Differential Fault Analysis on A.E.S," Applied Cryptography and Network Security, pp. 293306, 2003.
[6] M. Feldhofer, S. Dominikus, and J. Wolkerstorfer, "Strong Authentication for RFID Systems Using the AES Algorithm," Proc. Cryptographic Hardware and Embedded Systems (CHES '04), pp. 357-370, 2004.
[7] R. Karri, K. Wu, P. Mishra, and Y. Kim, "Concurrent Error Detection Schemes for Fault-Based Side-Channel Cryptanalysis of Symmetric Block Ciphers," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 12, pp. 1509-1517, Dec. 2002.
[8] R. Karri, G. Kuznetsov, and M. Goessel, "Parity-Based Concurrent Error Detection of Subsititution-Permutation Network Block Ciphers," Proc. Cryptographic Hardware and Embedded Systems (CHES '03), pp. 113-124. 2003.
[9] S. Mangard, M. Aigner, and S. Dominikus, "A Highly Regular and Scalable AES Hardware Architecture," IEEE Trans. Computers, vol. 52, no. 4, pp. 483-491, Apr. 2003.
[10] US Nat'l Inst. of Standards and Technology, "Federal Information Processing Standards Publication 197-Announcing the ADVANCED ENCRYPTION STANDARD (AES)," 2001, http:// csrc.nist.gov/publications/fips/fips 197/fips197.pdf.
[11] G. Piret and J.J. Quisquater, "A Differential Fault Attack Technique against SPN Structures, with Application to the AES and KHAZAD," Proc. Cryptographic Hardware and Embedded Systems (CHES '03), pp. 77-88, 2003.
[12] J. Daemen and V. Rijmen, "AES Proposal: Rijndael," AESAlgorithm Submission, Sept. 1999.
[13] A. Satoh, S. Morioka, K. Takano, and S. Munetoh, "A Compact Rijndael Hardware Architecture with S-Box Optimization," Proc. Advances in Cryptology (ASIACRYPT ’01), pp. 171-184, 2001.
[14] K. Wu, R. Karri, G. Kuznetsov, and M. Goessel, "Low Cost Concurrent Error Detection for the Advanced Encryption Standard," Proc. Int'l Test Conf. (ITC '04), pp. 1242-1248, 2004.

