Optimization of Voltage, Delay, Power and Area for 16 bit Cyclic Redundancy Check (CRC) in VLSI Circuits using 45nm Technology

Sudhakar Alluri, M. Dasharatha, B. Rajendra Naik, N. S. S. Reddy
Department of ECE, UCE Osmania University, Hyderabad, India
Corresponding Author: Sudhakar Alluri

ABSTRACT
In Very-large-scale integration (VLSI) application area, delay and power are the important factors for any digital circuits. This paper presents 16 bit Cyclic Redundancy Check (CRC) mapped in Cadence Encounter(R) RTL Compiler Version v14.20-s013_1. By efficiently mapping into cadence tool, area, power and delay are decreased. The results of mapping are viewed using RTL synthesis tool in cadence VIRTUOSO at 45nm technology and 0.7V. Based on digital signal processing (DSP) architectures, the code for low power is generated using 16 bit Cyclic Redundancy Check (CRC).

Keywords: High-Level Synthesis, 16 bit Cyclic Redundancy Check (CRC), low power, low area, delay, DSP, LUTs, VLSI.

Date of Submission: 13-09-2017
Date of acceptance: 28-09-2017

I. INTRODUCTION
The design of complex chips has supported a series of transformations during the last twenty years. In the last few years, design for low power has initiated to change again how designers approach complex System on chip (SoC) designs. The aggressive increase in chip thickness drives the acceptance of synthesis provides the impressive growth in the era of millions of gate designs, engineers exposed that there was a restriction to how much new register transfer level (RTL) could be written for a new chip design. The result is that the IP and design related that the only way to design the VLSI chips relatively with few design units. This often plays an important role in receiver synchronization. R. Henkmert [2004] proposed a new model to calculate interference levels in wireless multi-hop ad-hoc networks. Robert C. Baumann [2005] presented radiation-induced soft errors in advanced semiconductor technologies. The one-ephemeral radiation-induced soft error has a key 14 threat to advanced commercial electronic components and systems. The soft errors have the potential for inducing the highest failure rate of all other reliability mechanisms combined. To prevent the SEU accumulation, TMR is often coupled with reconfiguration techniques such as full reconfiguration, partial reconfiguration (PR), or scrubbing. Most of the previous studies have used TMR with scrubbing or dynamic partial reconfiguration (DPR). DPR helps in hiding the configuration time and is effective for a combinational circuit. X. Deng [2008] presented the RFID system: a reader recognizes tags through communications over a shared wireless channel. Using the simulation scheme, the reader detects a single tag from a tag population.

The system specifications are processor Intel(R) core(TM) i5-4570 CPU@3.20GHz., installed memory (RAM) 4 GB (usable memory is 3.43GB) and system type: 32-bit operating system (OS).

This paper is formed as follows Section II presents the literature review on 16 bit CRC, LUTs and DSP Section III presents the methodology for 16 bit CRC and also discussed the low power analysis. Section IV shows the synthesis and simulation results and they are discussed clearly, finally the paper is concluded with Section V.

II. LITERATURE REVIEW
It is really unreasonable for any data reporting or communication intermediate to be 100% perfect of the time over its entire expected useful life [1][2][3][4]. As more bits are arranged onto a square centimeter of disk storage, as information sending speeds increase, the likelihood of error increases sometimes geometrically. Thus, error detection and correction is critical to solid data transmission, storage and renewal. Check digits appended to the end of a long number can provide some protection against data input errors. Longer data streams have needed more efficient and practical error detection system. Cyclic redundancy checking (CRC) codes
provide error detection for large blocks of data. Checksums and CRCs are examples of systematic failure find. This group of bits is called a syndrome. As it is known CRCs are polynomials over the modulo 2 calculation field. They are use mathematics to tackle the problem of error detection [5][6][7]. CRC error checking is quite powerful and easily realized. In the presence of burst transmission errors, which each open and end with a bit error, with zero or more middle corrupted bits, the CRC can be a useful error find and improvement scheme [8][9][10].

CRC codes are based upon conducting bit strings as statements of polynomials with co efficient of 0’s and 1’s only. For example, 11001 has 6 bits and thus represents the six-term generating polynomial $G(x) = x^5 + x^3 + 1$. Polynomial arithmetic is done modulo 2, according to the rules of algebraic theory [11].

III. DESIGN METHODOLOGY

A. Cyclic redundancy check

Error find is the process of observing data transmission and determining when errors have occurred. Error find techniques neither correct errors neither fined which bits are in error they indicate only when an error has developed. The purpose of error detection is not to prevent errors from occurring but to prevent undetected errors from occurring. The most common error find techniques are redundancy checking, which includes vertical redundancy checking, check out, long redundancy checking, and cyclic redundancy checking.

B. CRC polynomial

The maximum reliable redundancy checking technique for error find is a convolution coding scheme called cyclic redundancy checking (CRC). With CRC, approximately 99.999% of all transmission errors are detected. In CRC-16, 16 bits are used for the block check sequence. Here, the entire data stream is treated as a long continuous binary number. CRC is considered a systematic code. CRC codes are often written as (n, k) cyclic codes where n are bit length of transmission and k is bit length of message. Therefore, the length of the Block Check Character (BCC) in bits is

$$BCC = n - k$$

A data information polynomial $G(x)$ is branched by a particular generator polynomial function $P(x)$, the result is damaged and the rest is truncated to 16 bits and appended to the information as a BCS. The division is not accomplished with standard arithmetic division. Instead, modulo-2 division is used, since this remainder is derived from an exclusive or (XOR) procedure. 16 bit-CRC can be expressed as

$$G(x) \div P(x) = Q(x) + R(x)...........(2)$$

where,

$G(x) = \text{message polynomial}$

$P(x) = \text{generator polynomial}$

$Q(x) = \text{quotient}$

$R(x) = \text{remainder}$

The generator polynomial for CRC-16 is

$$P(x) = x^{16} + x^{15} + x^2 + x^0$$

Figure 1 (a) CRC-16 Generating circuits [1], (b) Diagram of the basic digital communications and (c) basic Encoder and Decoder for 16-bit CRC [11].

A CRC generating circuit requires one shift register for each bit in the BCC.

C. Bit-to-symbol block

The 4 least significant bits (LSBs) (b0, b1, b2, b3) of each set is mapped into one data type and the 4 most significant bits (MSBs) (b4, b5, b6, b7) of each set is mapped into the next data type. Any group of protocol data unit (PPDU) is processed through the
bit-to-symbol block continuously, beginning with the Preamble field and opening with the end set of the PSDU.

2. Low Power analysis
2.1 Dynamic Power
The total power of System on Chip design consists of dynamic power and static power [12].

Dynamic power is the power consumed when the material is in active mode. Whenever the device is in active mode the power dissipated in the device is called as Static power, but the signal values are unchanged.

2.2 Static Power
Mainly the leakage currents are of four types. (Figure 4)
- Sub-threshold Leakage (ISUB): it is the current flows from drain to source which operates in inverse region.
- Gate Leakage (IGATE): it is the current flows from gate through oxide to the substrate [12].
- Gate Induced Drain Leakage (IGIDL): it is the current flows from drain to substrate caused by high voltage effect in MOSFET due to VDG. 
- Reverse Bias Junction Leakage (IREV): it is the current caused because of minor drift and creation of electron hole pairs in the immobile region [12].

\[
P_{\text{Static}} = I_{\text{Static}} * V_{dd}
\]

(3)

\[
P_{\text{Dynamic}} = \alpha * c_L * V_{dd}^2 * f
\]

(4)

\[
P_{\text{Short circuit}} = I_{\text{SC}} * V
\]

(5)

\[
P_{\text{Leakage}} = V_{dd} * (I_S + I_G + I_D)
\]

(6)

\[
P_{\text{Total}} = P_{\text{Dynamic}} + P_{\text{Leakage}}
\]

(7)

\[
P_{\text{Total}} = (\alpha * c_L * V_{dd}^2 * f) + V_{dd} * (I_S + I_G + I_D)
\]

(8)

Where \( \alpha \) is a switching activity factor, \( c_L \) is a load capacitance, \( V_{dd} \) is a voltage (drain to drain), \( f \) is a frequency, \( I_S \) (source current), \( I_G \) (Gate current) and \( I_D \) (Drain current) [12].

IV. SYNTHESIS AND SIMULATION RESULTS
This paper presents 16 bit CRC is mapped in Cadence Encounter(R) RTL Compiler Version v14.20-s013_1. By efficiently mapping into cadence tool, area, power and delay are decreased. The results of mapping are viewed using RTL synthesis tool in cadence VIRTUOSO at 45nm technology and 0.7V. Based on DSP architectures, the code for low power is generated using 16 bit CRC.

Figure 5: 16 bit CRC schematic diagram of 45nm technology.
The proposed 16 bit CRC code is mapped into the cadence tool for synthesis and observed the schematic in figure 5.

![Figure 6 16 bit CRC design browser 1-simvision 45nm technology](image)

The Figure 6 represents 16 bit CRC design browser 1-simvision. The 1-simvision gives the analysis of output waveforms respective input.

![Figure 7 16 bit CRC of Simulation Result of 45nm technology.](image)

In Figure 7, the design 16 bit CRC simulation is observed after mapping into the cadence tool at 45nm technology. The output of the 16 bit CRC waveform has the frequency of 356.2 mHz.

![Figure 8 power attributes](image)

We proposed mapping style into cadence tool 45nm using 16 bit CRC by observing the figure 8 16 bit CRC power attributes.

![Figure 9 net power usages.](image)

We proposed mapping style into cadence tool 45nm using 16 bit CRC. By observing the figure 9, 16 bit CRC net power usage.

![Figure 10 instance power usage.](image)

We proposed mapping style into cadence tool 45nm using 16 bit CRC. By observing the figure 10, 16 bit CRC instance power.

<table>
<thead>
<tr>
<th>Table 1 16 bit CRC area using cadence tool 45nm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instance</td>
</tr>
<tr>
<td>TOP</td>
</tr>
<tr>
<td>SA</td>
</tr>
<tr>
<td>DA</td>
</tr>
<tr>
<td>M8</td>
</tr>
<tr>
<td>M3</td>
</tr>
<tr>
<td>inc_add_320_36_2</td>
</tr>
<tr>
<td>M5</td>
</tr>
</tbody>
</table>
We proposed mapping style into cadence tool 45nm using 16 bit CRC. By observing the table 1, 16 bit CRC area.

Table 2 16 bit CRC power dissipation using cadence tool 45nm

<table>
<thead>
<tr>
<th>Instance</th>
<th>Cells</th>
<th>Leakage Power(nW)</th>
<th>Dynamic Power(uW)</th>
<th>Total Power(uW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TOP</td>
<td>963</td>
<td>179.765</td>
<td>47264.519</td>
<td>47444.304</td>
</tr>
<tr>
<td>SA</td>
<td>197</td>
<td>43.082</td>
<td>10099.920</td>
<td>10093.002</td>
</tr>
<tr>
<td>DA</td>
<td>197</td>
<td>43.065</td>
<td>11111.119</td>
<td>11154.183</td>
</tr>
<tr>
<td>M3</td>
<td>125</td>
<td>22.012</td>
<td>5095.591</td>
<td>5117.603</td>
</tr>
<tr>
<td>inc_add_320_36_2</td>
<td>61</td>
<td>7.007</td>
<td>1289.045</td>
<td>1296.053</td>
</tr>
<tr>
<td>M8</td>
<td>234</td>
<td>21.475</td>
<td>1932.117</td>
<td>1953.591</td>
</tr>
<tr>
<td>M5</td>
<td>62</td>
<td>14.461</td>
<td>4815.715</td>
<td>4831.176</td>
</tr>
<tr>
<td>M6</td>
<td>29</td>
<td>8.704</td>
<td>3607.428</td>
<td>3616.132</td>
</tr>
<tr>
<td>M7</td>
<td>39</td>
<td>8.198</td>
<td>3118.946</td>
<td>3127.144</td>
</tr>
<tr>
<td>M0</td>
<td>32</td>
<td>7.497</td>
<td>1309.483</td>
<td>1316.980</td>
</tr>
<tr>
<td>M1</td>
<td>16</td>
<td>3.764</td>
<td>941.727</td>
<td>945.491</td>
</tr>
<tr>
<td>M2</td>
<td>16</td>
<td>3.764</td>
<td>941.727</td>
<td>945.491</td>
</tr>
<tr>
<td>M4</td>
<td>16</td>
<td>3.764</td>
<td>941.727</td>
<td>945.491</td>
</tr>
</tbody>
</table>

We proposed mapping style into cadence tool 45nm using 16 bit CRC. By observing the table 2, 16 bit CRC power dissipation.

Table 3 16 bit CRC delay using cadence tool 45nm

<table>
<thead>
<tr>
<th>Cells</th>
<th>Type</th>
<th>Partition</th>
<th>G1  F1</th>
<th>Delay (ps)</th>
<th>Arrival (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>inc add_320_36_2</td>
<td>SPINQFO</td>
<td>2</td>
<td>1 16</td>
<td>16 56</td>
<td></td>
</tr>
<tr>
<td>M1</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>4</td>
<td>1 16</td>
<td>16 56</td>
</tr>
<tr>
<td>M3</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>4</td>
<td>1 16</td>
<td>16 56</td>
</tr>
<tr>
<td>inc_add_320_36_2</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
<td></td>
</tr>
<tr>
<td>M8</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
</tr>
<tr>
<td>M5</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
</tr>
<tr>
<td>M6</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
</tr>
<tr>
<td>M7</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
</tr>
<tr>
<td>M0</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
</tr>
<tr>
<td>M1</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
</tr>
<tr>
<td>M2</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
</tr>
<tr>
<td>M4</td>
<td>Frame_Count_reg[0/1]</td>
<td>SPINQFO</td>
<td>2</td>
<td>2 22</td>
<td>22 80</td>
</tr>
</tbody>
</table>

We proposed mapping style into cadence tool 45nm using 16 bit CRC. By observing the table 3, 16 bit CRC delays.

Area of 16 bit Cyclic Redundancy Check (CRC) using 45nm Technology

Figure 11 area of 16 bit CRC in 45nm technology. We Design mapping style in cadence tool. Figure 11 gives the area of 16 bit CRC in 45nm technology.

Power of 16 bit Cyclic Redundancy Check (CRC) using 45nm Technology

Figure 12 power dissipation of 16 bit CRC in 45nm technology.
We Design mapping style into cadence tool. Figure 12 gives power dissipation of 16 bit CRC in 45nm technology.

V. CONCLUSION

In this paper, we proposed mapping style into cadence tool using 16 bit CRC. Table 1 gives 16 bit CRC of area at 45nm technology, table 2 represents 16 bit CRC of power dissipation at 45nm technology and table 3 represents 16 bit CRC of delay at 45nm technology and power given is 0.7V. With the help of DSP architectures, the code is generated which results in low power.

ACKNOWLEDGEMENT

We acknowledge the University Grants Commission for its economic support in the form of Rajiv Gandhi National Fellowship (RGNF) for the year 2015-16. We thank all the faculties in the Department of (ECE) Electronics and Communications Engineering and the lab staff for their support.

REFERENCES


