

## A 0.6-V 2-nA CMOS Current Reference Circuit

Zhigang Qin\* and Hirokazu Yoshizawa\*\*

Department of Electronics Engineering, Graduate School, Saitama Institute of Technology, 1690 Fusaiji, Fukaya, Saitama 369-0293, Japan

### ABSTRACT

This paper proposes a 0.6-V current reference circuit for use in ultra-low-power applications. In a conventional resistorless beta-multiplier current reference circuit, a MOSFET that operates in the strong inversion and triode regions is used as a resistor. Our proposed circuit provides a forward body-biasing for the MOSFET to lower its threshold voltage and make it operate in its strong inversion region even at a very low supply voltage of 0.6 V. We ran simulations using BSIM3v3 SPICE parameters for a 0.18- $\mu\text{m}$  standard CMOS process. At a supply voltage of 0.6V, the reference current was 2nA. The chip area of the proposed current reference circuit was 0.022 mm<sup>2</sup>.

**Keywords:** Analog integrated circuits, CMOS current reference circuit, forward body-biasing, low-voltage design, 0.18- $\mu\text{m}$  standard CMOS process.

### I. INTRODUCTION

Current reference circuits are one of the most important building blocks in analog and mixed-mode circuit systems. These circuits generate a reference current and are used in op-amps, oscillators, phase-locked loops, and A/D and D/A converters [1–3]. As the demand for efficient low-power circuits has significantly increased in recent times owing to the demand for long-lasting batteries in handheld devices, low-voltage current reference circuits have been investigated [1–17]. Some of these circuits operate at a supply voltage greater than 1 V [1–11], whereas others have been found to operate at a supply voltage lower than 1 V [12–17]. Circuits with reference currents of only several nano-amperes have also been reported [6, 11, 12].

In this paper we propose a circuit that provides a reference current of 2 nA and operates at a supply voltage of 0.6 V. Section II describes conventional current reference circuits. Section III presents the proposed current reference circuit and in Section IV simulation results are shown. Finally, conclusions are described in Section V.


### II. CONVENTIONAL CURRENT REFERENCE CIRCUIT

A beta-multiplier current reference circuit is shown in Fig. 1 [1]; it is an example of a conventional current reference circuit. In this figure, the PMOS transistors M1 and M2 are used to form a current mirror. When the NMOS transistors M3 and M4 operate in their weak inversion regions, the source voltage of M3 is given by the following equation:

$$V_{SM3} = U_T \ln \left( \frac{S_{M3} S_2}{S_{M4} S_1} \right) \quad (1)$$

where  $U_T = kT/q$  is the thermal voltage, and  $S_{M1}$ – $S_{M4}$  are the aspect ratios of M1–M4, respectively [1].  $V_{SM3}$  is equal to the voltage difference across the resistor R. The reference current  $I_{REF}$  is therefore given by the following equation:

$$I_{REF} = \frac{U_T}{R} \ln \left( \frac{S_{M3} S_{M2}}{S_{M4} S_{M1}} \right)$$



(2)

Fig. 1. Beta-multiplier current reference circuit [1].

The drawback of this beta-multiplier current reference circuit is that it requires a large chip area for its resistor R. Oguey and Aebischer have proposed a circuit in which a resistor is replaced by a MOS transistor as shown in Fig. 2 [2]. The resistor R in Fig. 1 is replaced by an NMOS transistor M5 operating in the strong inversion and triode regions; this enables the chip area to be smaller than that in the beta-multiplier reference circuit shown in Fig. 1.

However, at a supply voltage of 0.6 V, NMOS transistor M5 operates in its weak inversion

region, unless a special process with a low threshold voltage is used. The resistance linearity of this NMOS transistor then becomes worse than in the strong inversion region.




Fig. 2. Resistorless current reference circuit [2].

In the weak inversion region, the drain current of the NMOS transistor M5 is given by the following equation:

$$I_D = I_0 \frac{W}{L} \exp\left\{\frac{(V_{GS} - V_T)}{nU_T}\right\} \left\{1 - \exp\left(\frac{-V_{DS}}{U_T}\right)\right\} \quad (3)$$

where  $I_0$  is the process-dependent parameter, and  $n$  is the slope factor. The drain conductance is given as follows:

$$g_d = \frac{\partial I_D}{\partial V_{DS}} = \frac{1}{U_T} I_0 \frac{W}{L} \exp\left\{\frac{(V_{GS} - V_T - nV_{DS})}{nU_T}\right\} \quad (4)$$

Therefore, the MOSFET drain resistance can be expressed as following:

$$R = \frac{\partial V_{DS}}{\partial I_D} = U_T \frac{1}{I_0} \frac{L}{W} \exp\left\{\frac{-(V_{GS} - V_T - nV_{DS})}{nU_T}\right\} \quad (5)$$

From Eqs. (1) and (5), the reference current  $I_{REF}$  can be given by the following equation:

$$I_{REF} = I_0 \frac{W}{L} \ln\left(\frac{S_{M3}S_{M2}}{S_{M4}S_{M1}}\right) \exp\left\{\frac{(V_{GS} - V_T - nV_E)}{nU_T}\right\} \quad (6)$$

In Eq (6), the exponential term contains a thermal voltage  $U_T = kT/q$ , and therefore the reference current  $I_{REF}$  depends on the temperature when the NMOS transistor M5 operates in the weak inversion region.

### III. PROPOSED LOW-VOLTAGE CURRENT REFERENCE CIRCUIT

Figure 3 shows our proposed current reference circuit. The body terminal of M5 is now connected to its gate terminal, which is enabled by a deep n-well, electrically separating the p-well of M5 from the p-type substrate. By applying a forward bias voltage between the body and source terminals of M5, the threshold voltage of M5 can be reduced. Hence, M5 can operate in the strong inversion region at ultra-low supply voltages such as 0.6 V.

Since the reference current is in the order of nano-amperes, the gate lengths of MOSFETs M5 and M7 have to be several hundred micrometers.




Fig. 3. Proposed current reference circuit.




Fig. 4. Proposed current reference circuit using the self-cascode structure.

Furthermore, in the proposed circuit, the threshold voltage of M5 can be reduced by body-biasing; hence, its gate length can be a few times larger than that in the conventional circuit shown in Fig. 2. Therefore, we adopted the self-cascode structure for M5 and M7 as shown in Fig. 4 to reduce the gate lengths and make the layout compact.

### IV. SIMULATION RESULTS

To verify the effectiveness of the proposed circuit, we ran HSPICE simulations using BSIM3v3 SPICE parameters for a standard 0.18- $\mu\text{m}$  CMOS process. The sum of the threshold voltages,  $V_{TN} + |V_{TP}|$ , was approximately 0.85 V. Figure 5 shows the

supply voltage dependence of the reference current of the proposed circuit shown in Fig. 4. The minimum supply voltage for the proposed circuit was 0.6 V and the reference current was 1.96 nA. The total power consumption is 3.5 nW at a supply voltage of 0.6 V.

The layout of the proposed current reference circuit is shown in Fig. 6, and its area is 0.022 mm<sup>2</sup>. Table I summarizes the simulation results of the proposed circuit and those of the previously reported low-voltage current reference circuits. The minimum supply voltage of our proposed circuit was 0.6 V, which was 0.2 V lower than those of previously reported circuits. Note that the minimum supply voltage of our proposed circuit was 0.25 V lower than the sum of the threshold voltages,  $V_{TN} + |V_{TP}|$ .




Fig. 5. Supply voltage dependence of the reference current.




Fig. 6. Layout of the proposed current reference circuit (Fig. 4).

**Table I. SUMMARY OF THE SIMULATION/EXPERIMENTAL RESULTS AS COMPARED TO PREVIOUSLY REPORTED CIRCUITS**

	Proposed circuit **	[4]*	[6]*	[12]**	[13]*	[16]**
Minimum supply voltage [V]	<b>0.6</b>	1.25	1.3	0.85	0.8	0.8
Technology [μm]	<b>0.18</b>	0.18	0.35	0.18	0.18	0.18
$V_{TN} +  V_{TP} $ [V]	<b>0.85</b>	-	-	0.87	-	-
Reference current $I_{REF}$ [nA]	<b>2.0</b>	92.3	9.95	2.05	54.1	20
Total power consumption [nW]	<b>3.5</b> @0.6V	670 @1.8V	88.5 @1.3V	5.1 @0.85	289 @1V	120 @0.8V
Temperature (°C)	<b>□40 to 80</b>	-40 to 85	-20 to 80	-	0 to 80	-40 to 65
TC (ppm/°C)	<b>26,015</b>	177	1,190	91	63	-
Line regulation [%/V]	<b>18.3</b>	7.5	0.046	1.35	0.21	-
Chip area [mm <sup>2</sup> ]	<b>0.022</b>	0.001	0.12	-	0.245	-
Year	<b>2017</b>	2016	2010	2010	2013	2016

\*experimental results, \*\*simulation results.

The line regulation of the proposed current reference circuit was 18.3 %/V for a supply voltage ranging from 0.6 V to 1.2 V. It should be noted that the parasitic p-n diode current between the body and source of M5 was approximately 10% of the drain current of M5 ( $I_{REF}$ ) at a supply voltage of 0.6 V.

One of the issues noted was that the temperature coefficient (TC) of the proposed circuit was much higher than those of the other circuits. The reason is surmised that NMOS transistor M5 in Fig. 3 (and M5a-c in Fig. 4) is in the moderate inversion region rather than completely in the strong inversion region, and the reference current is largely affected

by temperature. This is the issue that we intend to improve in future.

## V. CONCLUSION

In this paper, an ultra-low-voltage current reference circuit with no resistor was proposed. This circuit provides a reference current of 2 nA at a supply voltage of 0.6 V without using a special low-threshold CMOS process. To reduce the threshold voltage of the NMOS transistor acting as a resistor and make it operate in the strong inversion region, we connect its body terminal with the gate terminal. HSPICE simulation results show that the minimum

supply voltage is 0.6 V, which is 0.2 V lower than those of previously reported circuits. The total power consumption is 3.5 nW at a supply voltage of 0.6 V. The chip area is found to be 0.022mm<sup>2</sup>.

#### ACKNOWLEDGEMENTS

This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys Inc, Cadence Inc, Mentor Graphics Inc, and Rohm Corporation. The authors would like to thank Kouhei Sakata for his contribution to the circuit layout design.

#### REFERENCES

- [1]. E. Vittoz and J. Fellrath, CMOS analog integrated circuits based on weak inversion operation, *IEEE Journal of Solid-State Circuits*, 12(3), 1977, 224-231.
- [2]. H. Oguey and D. Aebischer, CMOS current reference without resistance, *IEEE Journal of Solid-State Circuits*, 32(7), 1997, 1132-1135.
- [3]. S. S. Chouhan, et al., A modified CMOS nano-power resistorless current reference circuit, *Proc. IEEE Conference on Ph.D. Research in Microelectronics and Electronics*, Grenoble, France, 2014, 1-4.
- [4]. S. S. Chouhan, et al., A 0.67- $\mu$ W 177-ppm/ $^{\circ}$ C All-MOS Current Reference Circuit in a 0.18- $\mu$ m CMOS Technology, *IEEE Transactions on Circuits and Systems II*, 63(8), 2016, 723-727.
- [5]. K. Ueno, et al., A 1- $\mu$ W 600-ppm/ $^{\circ}$ C Current Reference Circuit Consisting of Subthreshold CMOS Circuits, *IEEE Transactions on Circuits and Systems II*, 57(9), 2010, 681-685.
- [6]. T. Hirose, et al., A nano-ampere current reference circuit and its temperature dependence control by using temperature characteristics of carrier mobilities, *Proc. of the European solid-state circuits*, Sevilla, Spain, 2010, 114-117.
- [7]. Y. Osaki, et al., Temperature-Compensated Nano-Ampere Current Reference Circuit with Subthreshold Metal-Oxide-Semiconductor Field-Effect Transistor Resistor Ladder, *Japanese Journal of Applied Physics*, 50(4), 2011, 04DE081-04DE086.
- [8]. W. Liu, et al., A resistor-free temperature-compensated CMOS current reference, *Proc. IEEE International Symposium on Circuits and Systems*, Paris, France, 2010, 845-848.
- [9]. F. Fiori, et al., A new compact temperature-compensated CMOS current reference, *IEEE Transactions on Circuits and Systems II*, 52(11), 2005, 724-728.
- [10]. C. Azcona, et al., Precision CMOS Current Reference with Process and Temperature Compensation, *Proc. IEEE International Symposium on Circuits and Systems*, Melbourne VIC, Australia, 2014, 910-913.
- [11]. R. Vaghela, et al., A 4.7 nA, 1.2V, CMOS Current Reference Circuits Using Sub-threshold Operation, *International Journal of Innovative Research in Science, Engineering and Technology*, 5(7), 2016, 13339-13344.
- [12]. Z. Huang, et al., A CMOS Sub 1-V nano power current and voltage reference with leakage compensation, *Proc. of IEEE International Symposium Circuits and Systems*, Paris, France, 2010, 4069-4072.
- [13]. F. Cucchi, et al., Design of a nano power current reference with reduced process variability, *Analog Integrated Circuits and Signal Processing*, 77(1), 2013, 45-53.
- [14]. J. Lee, et al., A 1.4- $\mu$ W 24.9-ppm/ $^{\circ}$ C Current Reference with Process-Insensitive Temperature Compensation in 0.18- $\mu$ m CMOS, *IEEE Journal of Solid-State Circuits*, 47(10), 2012, 2527-2533.
- [15]. I. Homjakovs, et al., A 0.8-V 110-nA CMOS current reference circuit using subthreshold operation, *IEICE Electronics Express*, 10(4), 2013, 1-6.
- [16]. D. M. Colombo, et al., Low voltage low power current reference circuit for passive RFID applications, *Proc. IEEE 7th Latin American Symposium on Circuits & Systems*, Florianopolis, SC, Brazil, 2016, 107-110.
- [17]. J. Cruz, et al., A 1-V PTAT current reference circuit with 0.05 %/V current sensitivity to VDD, *Proc. IEEE International Symposium on Circuits and Systems*, Baltimore, MD, 2016, 502-505.