Recursive Algorithms and Systolic Architectures for Realization of Type-II Discrete Cosine Transform and Inverse Discrete Cosine Transform

M.N.Murty
(Department of Physics, National Institute of Science and Technology, Berhampur-761008, Odisha, India)

ABSTRACT
The paper presents novel recursive algorithms for realization of one-dimensional type-II discrete cosine transform (DCT) and inverse discrete cosine transform (IDCT) of any length. By using some mathematical techniques, recursive expressions for DCT and IDCT have been developed. The number of additions and multiplications in the recursive algorithm for DCT are less in comparison with some other DCT algorithms. Basing on these two recursive algorithms, two systolic architectures are presented for realization of DCT and IDCT. The recursive algorithms are appropriate for VLSI implementation.

Keywords - Discrete cosine transform, Inverse discrete cosine transform, Recursive algorithm, Systolic architecture.

I. INTRODUCTION
Discrete transforms play a significant role in digital signal processing. Discrete cosine transform (DCT) is used as key function in many signal and image processing applications. There are four types of DCT. Of these, the DCT-II and DCT-IV have gained popularity.

The original definition of the DCT introduced by Ahmed et al. in 1974 [1] was one-dimensional (1-D) and suitable for 1-D digital signal processing. The DCT has found wide applications in speech and image processing as well as telecommunication signal processing for the purpose of data compression, feature extraction, image reconstruction, and filtering. Thus, many algorithms and VLSI architectures for the fast computation of DCT have been proposed [2]-[7]. Among those algorithms [6] and [7] are believed to be most efficient two-dimensional DCT algorithms in the sense of minimizing any measure of computational complexity.

In this paper, two algorithms to convert 1-D type-II DCT and IDCT of any size into recursive forms are presented. These algorithms are implemented by recursive filter structures. Two systolic architectures for realization of DCT and IDCT of arbitrary length are presented in this paper. The proposed approach requires \( N \) multiplications and \( (3N-4) \) additions for realization of \( N \) length DCT. The number of multiplications and additions in the proposed algorithm for DCT are less in comparison with some existing structures. The IDCT requires \( N \) multiplications and \( (2N - 3) \) additions for its realization.

The systolic architecture has the following characteristics:
- A massive and non-centralized parallelism
- Local communications
- Synchronous evaluation

Systolic architectures are established as the most popular and dominant class of VLSI structures due to the simplicity of their processing elements (PEs), modularity of their structure, regular and nearest neighbour interconnections between the PEs, High level of pipelinability, small chip area and lower dissipation. In the systolic architectures, the desired data are pumped rhythmically in regular intervals across the PEs for yielding high throughput by fully pipelined processing. The systolic array concept can also be exploited at bit level in the design of individual VLSI chips. The highly regular structure of systolic circuits renders them comparatively easy to design and test. The systolic arrays are used in the design and
implementation of high performance digital signal processing equipment.

The rest of the paper is organized as follows: The derivation of recursive algorithm for 1-D DCT-II is presented in Section-II. An example for realization of DCT is given in Section-III. The comparison of proposed realization of DCT with other research works is presented in Section-IV. The systolic architecture for computation DCT is presented in Section-V. The recursive algorithm for IDCT is given in Section-VI. An example for realization IDCT is presented in Section-VII. The systolic architecture for realization of IDCT is presented in Section-VIII. The conclusion is given in Section-IX.

II. PROPOSED RECURSIVE ALGORITHM FOR DCT-II

The type-II DCT of input sequence \( \{x(n): n = 0, 1, \ldots, N-1\} \) is defined as

\[
Y(k) = \varepsilon(k) \sqrt{\frac{2}{N}} \sum_{n=0}^{N-1} x(n) \cos \left( \frac{(2n+1)k\pi}{2N} \right) \tag{1}
\]

for \( k = 0, 1, 2, \ldots, N-1 \)

where,

\[
\varepsilon(k) = \begin{cases} 1 & \text{if } k = 0 \\ \frac{1}{\sqrt{2}} & \text{if } k = 1, 2, \ldots, N - 1 \\ 1 & \text{if } k = 1, 2, \ldots, N - 1 \\
\end{cases} \tag{2}
\]

The \( Y \) values represent the output data. Without loss of generality, the scale factor \( \varepsilon(k) \sqrt{\frac{2}{N}} \) can be omitted in rest of the paper.

Replacing \( n \) by \((N - n)\) in (1), we obtain

\[
Y(k) = (-1)^k \sum_{n=0}^{N} x(N-n) \cos \left( \frac{(n - \frac{1}{2})k\pi}{N} \right) \tag{3}
\]

for \( k = 0, 1, 2, \ldots, N-1 \)

Define

\[
T_k = \frac{\cos \left( \frac{n - \frac{1}{2}}{2} \theta_k \right)}{\cos \left( \frac{\theta_k}{2} \right)} \tag{4}
\]

where, \( \theta_k = \frac{k\pi}{N} \)

Using (4), (3) can be expressed as

\[
Y(k) = (-1)^k \cos \left( \frac{\theta_k}{2} \right) \sum_{n=0}^{N} x(N-n) T_k^n \tag{5}
\]

for \( k = 0, 1, 2, \ldots, N-1 \)

From (4), we get

\[
T_{k+1} = \frac{\cos \left( \frac{n + \frac{1}{2}}{2} \theta_k \right)}{\cos \left( \frac{\theta_k}{2} \right)} \tag{6}
\]

and

\[
T_{k-1} = \frac{\cos \left( \frac{n - \frac{3}{2}}{2} \theta_k \right)}{\cos \left( \frac{\theta_k}{2} \right)} \tag{7}
\]

It is easy to show the following trigonometric identity.

\[
\cos(r \theta_k) = 2 \cos \left( (r - 1) \theta_k \right) \cos(\theta_k) - \cos \left( (r - 2) \theta_k \right) \]

Using (8) in the numerator of RHS of (6), we have

\[
T_{k+1} = \frac{2 \cos \left( \frac{n - \frac{1}{2}}{2} \theta_k \right) \cos(\theta_k) - \cos \left( \frac{n - \frac{3}{2}}{2} \theta_k \right)}{\cos \left( \frac{\theta_k}{2} \right)} \tag{9}
\]

Using (4) and (7) in (9), we obtain the following recursive relation.
\[ T_{n+1}^k = T_n^k + 2\cos(\theta_k) - T_{n-1}^k \]  

(10)

Define

\[ P_N^k = \sum_{n=1}^{N} x(N - n)T_n^k \]  

(11)

As \( T_1^k = 1 \) from (4), (11) can be expressed as

\[ P_N^k = x(N - 1) + \sum_{n=2}^{N} x(N - n)T_n^k \]

\[ = x(N - 1) + \sum_{n=1}^{N-1} x(N - n - 1)T_n^k \]  

(12)

Using the recursive formula (10) in (12), we obtain

\[ P_N^k = x(N - 1) + \sum_{n=1}^{N-1} x(N - n - 1)\left[T_n^k - T_{n-1}^k\right] \]

\[ = x(N - 1) + 2\cos(\theta_k)\sum_{n=1}^{N-1} x(N - n - 1)\left[T_n^k - T_{n-1}^k\right] \]

\[ = x(N - 1) + 2\cos(\theta_k)\sum_{n=1}^{N-1} x(N - n - 1)\left[T_n^k - T_{n-1}^k\right] \]

(13)

Form (11), we get

\[ P_{N-1}^k = \sum_{n=1}^{N-1} x(N - 1 - n)T_n^k \]  

(14)

\[ P_{N-2}^k = \sum_{n=2}^{N-2} x(N - 2 - n)T_n^k \]

\[ = \sum_{n=2}^{N-2} x(N - 1 - n)T_{n+1}^k \]  

(15)

Using (14) and (15) in (13), we obtain the following recursive relation.

\[ P_N^k = x(N - 1) - x(N - 2) + 2\cos(\theta_k)P_{N-1}^k - P_{N-2}^k \]  

(16)

Substituting (11) in (5), we get

\[ Y(k) = (-1)^k \cos\left(\frac{\theta_k}{2}\right)P_N^k \]  

(17)

for \( k = 0,1,2, \ldots, N-1 \)

The DCT-II in (17) can be realized using the recursive formula (16).

### III. EXAMPLE FOR REALIZING DCT-II

A 5-point DCT-II with input sequence \( \{x(n) : n = 0, 1, 2, 3, 4\} \) is taken to clarify the proposal. For \( N = 5 \), (17) can be written as

\[ Y(k) = (-1)^k \cos\left(\frac{\theta_k}{2}\right)P_N^k \]  

(18)

for \( k = 0,1,2,3,4 \).

As \( P_0^k = 0, P_{-1}^k = 0 \) and \( x(-1) = 0 \), we get the following relations from (16).

\[ P_1^1 = x(0) \]

(19)

\[ P_2^2 = \left[x(1) - x(0)\right] + 2\cos(\theta_k) x(0) \]

\[ P_3^3 = \left[x(2) - x(1)\right] + 2\cos(\theta_k) P_2^2 - x(0) \]

\[ P_4^4 = \left[x(3) - x(2)\right] + 2\cos(\theta_k) P_3^3 - P_2^2 \]

The DCT-II given in (17) can be realized using the recursive filter structure, shown in Fig. 1. \( Z^{-1} \) represents unit-delay element.
IV. COMPARISON OF DCT-II WITH RELATED WORKS

The proposed approach requires $N$ multiplications and $(3N-4)$ additions for the realization of $N$ length DCT-II. In Tables 1 and 2, the number of multipliers and the number of adders in the proposed algorithm are compared with the corresponding parameters based on the other methods. Table 3 gives the comparison of the computation complexities of the proposed algorithm with other algorithms found in the related research works.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>6</td>
<td>5</td>
<td>5</td>
<td>4</td>
<td>11</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>8</td>
<td>16</td>
<td>17</td>
<td>13</td>
<td>12</td>
<td>19</td>
<td>13</td>
<td>8</td>
</tr>
<tr>
<td>16</td>
<td>44</td>
<td>49</td>
<td>33</td>
<td>32</td>
<td>36</td>
<td>35</td>
<td>16</td>
</tr>
<tr>
<td>32</td>
<td>116</td>
<td>129</td>
<td>81</td>
<td>80</td>
<td>88</td>
<td>87</td>
<td>32</td>
</tr>
<tr>
<td>64</td>
<td>292</td>
<td>321</td>
<td>193</td>
<td>192</td>
<td>132</td>
<td>207</td>
<td>64</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>9</td>
<td>9</td>
<td>8</td>
<td>11</td>
<td>12</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>8</td>
<td>35</td>
<td>41</td>
<td>29</td>
<td>26</td>
<td>26</td>
<td>28</td>
<td>20</td>
</tr>
<tr>
<td>16</td>
<td>95</td>
<td>129</td>
<td>81</td>
<td>74</td>
<td>58</td>
<td>102</td>
<td>44</td>
</tr>
<tr>
<td>32</td>
<td>251</td>
<td>353</td>
<td>209</td>
<td>194</td>
<td>122</td>
<td>254</td>
<td>92</td>
</tr>
<tr>
<td>64</td>
<td>615</td>
<td>897</td>
<td>513</td>
<td>482</td>
<td>250</td>
<td>606</td>
<td>188</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Proposed</th>
<th>of multiplications</th>
<th>of additions</th>
</tr>
</thead>
<tbody>
<tr>
<td>[5,9,10,13]</td>
<td>$(1/2)\cdot N\log_2N$</td>
<td>$(3/2)\cdot N\log_2N - N + 1$</td>
</tr>
<tr>
<td>[4,15,16]</td>
<td>$N\log_2N/2 + 1$</td>
<td>$3\cdot N\log_2N/2 - N + 1$</td>
</tr>
</tbody>
</table>

Table 1: Comparison of the number of multipliers required by different algorithms

Table 2: Comparison of the number of adders required by different algorithms

Table 3: Computation complexities

V. SYSTOLIC ARCHITECTURE FOR DCT-II

The structure of the proposed linear systolic array for computation of $N$-point DCT-II is shown in Fig. 2. The DCT is implemented by this systolic architecture as per the recursive equations (19) given for $N=5$. It consists of $(N+1)$ locally connected processing elements (PEs) of which the first $N$ PEs are identical. The recurrence relation given by (16) is implemented in the first $N$ PEs, while the last PE computes the DCT components given by (17). The function of a subtractor cell is shown in Fig. 3. The function of each of the first $N$ PEs is shown in Fig. 4 and that of the last PE is shown in Fig. 5. One sample of the input data is fed to each PE through a subtractor cell one time-step staggered with respect to the input of previous PE. The black solid circle, “●” represents once-cyle delay element. The input to the $i$th PE of the first $N$ PEs is $[x(i-1) - x(i - 2)]$ due to the delay element between its subtractor cell and the data sample fed to the previous PE. The first output is obtained after $(N+1)$ time steps and the rest $(N - 1)$ output are obtained in the subsequent $(N - 1)$ time steps. Each PE of the linear array consists of one multiplier and two adders, while the last $(N + 1)$th PE contains one multiplier. The duration of the cycle period is $T = T_M + 3T_A$, where $T_M$ and $T_A$ are, respectively, the times involved in performing one multiplication and one addition. This architecture requires $N$ multiplications and $(3N - 4)$ additions for realization of $N$-point DCT.
Fig. 2: The linear systolic architecture for N-point DCT-II

\[ x(n-1) \rightarrow x(n) \]

\[ \begin{array}{c}
   x(n) \\
   x(n) - x(n-1)
\end{array} \]

Fig. 3: Subtractor cell of the linear systolic architecture for DCT-II

\[ p_{out} = p_{in} \]
\[ q_{out} = X_{in} + p_{in}q_{in} - r_{in} \]
\[ r_{out} = q_{in} \]

Fig. 4: Function of each of the first N PEs of systolic architecture for DCT-II

V_{in} \rightarrow [C] \rightarrow V_{out}

\[ V_{out} = V_{in} C \]
\[ C = (-1)^k \cos \left( \frac{\theta_n}{2} \right) \]

Fig. 5: Function of (N+1)th PE of the linear systolic architecture for DCT-II

VI. PROPOSED RECURSIVE ALGORITHM FOR IDCT

The IDCT of a sequence \( \{Y(k) : k = 0, 1, 2, \ldots, N-1\} \) can be written as

\[ x(n) = \sum_{k=0}^{N-1} Y(k) \cos \left( \frac{(2n+1)k\pi}{2N} \right) \]  \hspace{1cm} (20)

for \( n = 0, 1, 2, \ldots, N-1 \)

Replacing \( k \) by \( (N-k) \) in (20), we obtain

\[ x(n) = (-1)^n \sum_{k=1}^{N} Y(N-k) \sin \left( \left( n + \frac{1}{2} \right) \frac{k\pi}{N} \right) \]  \hspace{1cm} (21)

Taking \( \theta_n = \left( n + \frac{1}{2} \right) \frac{\pi}{N} \), (21) can be written as

\[ x(n) = (-1)^n \sum_{k=1}^{N} Y(N-k) \sin \left( k\theta_n \right) \]  \hspace{1cm} (22)

Define

\[ R^n_k = \frac{\sin (k\theta_n)}{\sin \theta_n} \]  \hspace{1cm} (23)

Using (23) in (22), we obtain

\[ x(n) = (-1)^n \sin \theta_n \sum_{k=1}^{N} Y(N-k) R^n_k \]  \hspace{1cm} (24)
for \( n = 0, 1, 2, \ldots, N - 1 \)

From (23), we have

\[
\begin{align*}
R_{k+1}^n &= \frac{\sin(k + 1) \theta_n}{\sin \theta_n} \\
R_{k-1}^n &= \frac{\sin(k - 1) \theta_n}{\sin \theta_n}
\end{align*}
\]

(25)

(26)

Consider the following trigonometric identity

\[
\sin(r \theta_n) = 2 \sin[(r - 1) \theta_n] \cos \theta_n - \sin[(r - 2) \theta_n]
\]

(27)

Using (27) in (25), we get

\[
R_{k+1}^n = \frac{2 \sin(k \theta_n) \cos \theta_n - \sin[(k - 1) \theta_n]}{\sin \theta_n}
\]

(28)

Using (25) and (26) in (28), we obtain the following recursive formula.

\[
R_{k+1}^n = 2 \cos(\theta_n) R_k^n - R_{k-1}^n
\]

(29)

Define

\[
Q_N^n = \sum_{k=1}^{N} Y(N - k) R_k^n
\]

(30)

Since \( R_0^0 = 1 \) from (23), the above expression (30) can be written as

\[
Q_N^n = Y(N - 1) + \sum_{k=1}^{N} Y(N - k) R_k^n
= Y(N - 1) + \sum_{k=1}^{N-1} Y(N - k - 1) R_{k+1}^n
\]

(31)

Using the recursive relation (29), (31) can be expressed as

\[
Q_N^n = Y(N - 1) + \sum_{k=1}^{N-1} Y(N - k - 1) \left[ 2 \cos(\theta_n) R_k^n - R_{k-1}^n \right]
\]

for \( n = 0, 1, 2, 3, 4 \).
As $Q_0^n = 0$ and $Q_{-1}^n = 0$, we get the following recursive relations from (36)

$$
Q_1^n = Y(0) \\
Q_2^n = Y(1) + 2\cos(\theta_n)Y(0) \\
Q_3^n = Y(2) + 2\cos(\theta_n)Q_2^n - Y(0) \\
Q_4^n = Y(3) + 2\cos(\theta_n)Q_3^n - Q_2^n \\
Q_5^n = Y(4) + 2\cos(\theta_n)Q_4^n - Q_3^n \\
$$

(39)

The IDCT given in (37) can be computed using the recursive relation (36) by the recursive filter structure, shown in Fig. 6.

![Fig.6: Recursive filter structure for computing IDCT-11](image)

VIII. SYSTOLIC ARCHITECTURE FOR IDCT-II

The structure of the proposed linear systolic architecture for computation of $N$-point IDCT is shown in Fig. 7. The IDCT is realized by this systolic architecture as per the recursive equations (39) given for $N = 5$. It consists of $(N + 1)$ locally connected PEs of which the first $N$ PEs are identical. The recurrence relation given by (36) is implemented in the first $N$ PEs, while the last PE computes the IDCT components given by (37). The function of each of the first $N$ PEs is shown in Fig. 4 and that of the last PE is shown in Fig. 8. The output data is fed to each PE one time-step staggered with respect to the input of previous PE. The input to the $i$th PE of the first $N$ PEs is $Y(i-1)$. The first input data is obtained after $(N+1)$ time steps and the rest $(N - 1)$ input data are obtained in the subsequent $(N - 1)$ time steps. Each PE of the linear array consists of one multiplier and two adders, while the last $(N + 1)$th PE contains one multiplier. The duration of the cycle period is $T = T_M + 2T_A$, where $T_M$ and $T_A$ are, respectively, the times involved in performing one multiplication and one addition. The average computation time is $(N + 1)T$. This architecture requires $N$ multiplications and $(2N - 3)$ additions for realization of $N$-point IDCT.
IX. CONCLUSION

In this paper, two novel recursive algorithms for realizing one-dimensional type-II DCT and IDCT of any length have been derived. These algorithms are implemented by recursive filter structures. Also two linear systolic architecture for realizing DCT and IDCT are presented in this paper. The number of additions and multiplications in the recursive algorithm for DCT are less in comparison with some existing structures. Therefore, saving in time can be achieved by the proposed algorithm for DCT in its realization. The recursive structures require less memory and are suitable for parallel VLSI implementation. The recursive structures require less memory and are suitable for parallel VLSI implementation. The systolic arrays are used in the design and implementation of high performance digital signal processing equipment. The highly regular structure of systolic circuits renders them comparatively easy to design and test.

REFERENCES


