Design and Analysis of Comparator Using Different Logic Style of Full Adder

K. Rajasekhar**, P. Sowjanya*, V. Umakiranmai*, R. Harish*, M. Krishna*
(** Assistant Professor, dept of ece, ssce, srikakulam)
(*U.g student’s, dept of ece, ssce, srikakulam)

ABSTRACT

In digital system the comparator is a very useful and basic arithmetic component. A compact, good cost benefit, high-performance ratio and LOW POWER comparator plays an important role in almost all hardware sorters. The basic function of a high-gain comparator is to determine whether an input voltage is higher or lower than a reference voltage—and to present that decision as one of two voltage levels, established by the output’s limiting values. Comparators have a variety of uses, including: polarity identification, 1-bit analog-to-digital conversion, switch driving, square/triangular-wave generation, and pulse-edge generation. HERE a new design of comparator is described with the help of Full adder which are the basic building block of ALU and ALU is a basic functioning unit of the microprocessors and DSP. The objective of this paper is to provide small area, low power comparator for very large scale integration designers. in this paper a small power dissipation and less area over conventional 2 bit comparator is proposed and using this comparator a new style 16-bit comparator is proposed. Comparison between different designs is calculated by simulation that is performed at 0.12um technology in EDA Tool.

KEYWORDS: comparator, Low power VLSI, 90nm Technology and Micro-wind

1. INTRODUCTION

The Comparator is a very basic and useful arithmetic component of digital systems. There are several approaches to designing CMOS comparators, each with different operating speed, power consumption, and circuit complexity. One can implement the comparator by flattening the logic function directly [1-6]. Full adder is one of the basic building blocks of many of the digital VLSI circuits. Several refinements have been made regarding its structure since its invention. The main aim of those modifications is to reduce the number of transistors to be used to perform the required logic, reduce the power consumption and increase the speed of operation. One of the major advantages in reducing the number of transistors is to put more devices on a single silicon chip there by reducing the total area. One of the ways to reduce power is to explore new types of circuits in order to find better circuit techniques for energy savings. In this paper, we propose several design techniques for high performance and power-efficient CMOS comparators. Here we use Micro wind to draw the layout of the CMOS circuit. In digital system, comparison of two numbers is an arithmetic operation that determines if one number is greater than, equal to, or less than the other number [7-12].So comparator is used for this purpose. Magnitude comparator is a combinational circuit that compares two numbers, A and B, and determines their relative magnitude. The outcome of comparison is specified by three binary variables that indicate whether B>A, A=B, B<A. Full adder based comparator is a 2-bit comparator consist of 2 full adders, 2 inverters at one of the input And 2 and gate at the output side. There are three outputs. One shows A=B and another shows A>B and A<B.

![Figure 1: 2-bit comparator](image-url)

Truth table of full adder based comparator is as shown below:

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>B0</th>
<th>B1</th>
<th>A&gt;B</th>
<th>A=B</th>
<th>A&lt;B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Truth table of full adder based comparator is as shown below:
II. RELATED RESEARCH WORKS

A basic full adder has three inputs and two outputs which are sum and carry. The logic circuit of this full adder can be implemented with the help of XOR gate, AND gates and OR gates. The logic for sum requires XOR gate while the logic for carry requires AND, OR gates. The basic logic diagram for full adder using its Boolean equations with basic gates can be represented as shown below.

![Logic diagram of basic full adder](image1)

The XOR gate is the basic building block of the full adder circuit. The performance of the full adder can be improved by enhancing the performance of the XOR gate. Several refinements have been made in its structure in terms of transistors to increase the performance of full adder. The early designs of XOR gates were based on eight transistors or six transistors that are conventionally used in most designs. The main intention of reducing this transistor count is to reduce the size of XOR gate so that large number of devices can be configured on a single silicon chip. There by reducing the area and delay. There by reducing the area and delay.

![Logic diagram of basic full adder](image2)

The layout design of the basic full adder based comparator is shown in fig.4. layout is the general concept that describes the geometrical representation of the circuits by the means of layers.Different logical layers is used by designers to generate the layout.

![Layout design of basic full adder based comparator](image3)

The comparator using hybrid full adder is shown in fig.6. this logic style consist of two xor gate and one multiplexer.

![Logic diagram of hybrid full adder](image4)

The comparator using hybrid full adder is shown in fig.6. this logic style consist of two xor gate and one multiplexer.

![Logic diagram of hybrid full adder](image5)
The layout design of the basic full adder based comparator is shown in fig.6. layout is the general concept that describes the geometrical representation of the circuits by the means of layers. Different logical layers is used by designers to generate the layout.

III. PROPOSED WORK

Proposed work of comparator is based on another logic style of full adder. This logic style of comparator provides less power consumption than other logic styles described in this paper. The implementation of new logic full adder based comparator is shown in fig.9. It consists of two full adders, two inverters at one of the input and two AND gates at the output of the comparator and one ex-or gate at the output. It has four input (A1, B1, A0, B0) and three outputs (A=B, B>A, A>B). The full adder is designed by using the 3-t x-nor gate. It consists of three transistors.
This comparator consists of two 3 transistor full adders and two inverters and two and gates and the ex-or gate. The power consumption is decreases compared to the basic full adder and the hybrid full adder the figure was shown above.

The layout design of comparator using another logic of full adder is shown in fig.10. Layout is the general concept that describes the geometrical representation of the circuits by the means of layers and polygons. Different logical layers are used by designers to generate the layout. Different logical layers are used by the designers to generate the layout.

The layout for the proposed 2-bit comparator using 3-t x-or based full adder is shown below.

![Layout Design of Proposed Full Adder Based Comparator](image)

The 16 bit comparator is designed based on the 2-bit comparator. It consists of 15 2-bit comparators. And it consists of 32 inputs and three outputs taken as (A<B,A=B,A>B). The figure was shown above.

**IV. ANALYSIS AND COMPARISON**

Analysis and comparison of different logic styles of comparator using various logic styles of full adder is shown in table.2. Simulations are obtained in Micro wind Tool. First step in obtaining the simulations is to compile the Verilog file in Micro wind 3.1. Verilog file is created from the circuit diagram, which is designed in the schematic. The Verilog file is now compiled in Micro wind 3.1. After the compilation of Verilog file, the layout for the circuit diagram drawn in schematic will be generated in Micro wind. After that simulations are performed on the layout generated using Verilog files. The results are simulated at room temperature. The table is shown below. The future scope for this paper is designing of 16 bit comparator.
Table 2. Simulation results of various full adder based comparator

<table>
<thead>
<tr>
<th></th>
<th>Basic comparator</th>
<th>Hybrid comparator</th>
<th>Proposed comparator</th>
</tr>
</thead>
<tbody>
<tr>
<td>Routed wires</td>
<td>25</td>
<td>36</td>
<td>24</td>
</tr>
<tr>
<td>Width</td>
<td>33.7</td>
<td>64.4</td>
<td>40.2</td>
</tr>
<tr>
<td>Height</td>
<td>9.8</td>
<td>9.4</td>
<td>9.2</td>
</tr>
<tr>
<td>Area</td>
<td>331.8</td>
<td>603.2</td>
<td>290.8</td>
</tr>
<tr>
<td>Power</td>
<td>42.289</td>
<td>919.0</td>
<td>0.818</td>
</tr>
</tbody>
</table>

V. CONCLUSION

This paper describes different logic styles of full adder for designing a comparator for low Power Consumption. Basic full adder based comparator Logic Style provides low power and area design as compared to other Logic Style. Hybrid comparator logic style provides high power consumption & area. The proposed comparator consumes less power as compared to other logic styles and the area consumption is less than basic full adder based, P. Heim, F. Kaese, E. Grenet, F. Heitger, P. Y. Burgi, S. Gyger and P. Nussbaum, “A 128X128 pixel 120 dB dynamic range vision-sensor chip for image contrast and orientation extraction,” IEEE Journal Solid-State Circuits, vol. 38, pp. 2325-2333, 2003.

REFERENCES


[9] Niels van Bakel, Jo van comparator. By using the proposed architecture the power is reduced to 0.818 microwatts and area is decreased than the other logic styles.
