

Managing the Traffic in Multipath Switching system using Flow Slice

Dr. M.S. Saravanan*, DivyaBaskaran**

* (Professor, Dept. of IT, Vel Tech Dr. RR & Dr. SR Technical University, Chennai.)

** (Final Year Student, M.Tech.IT, Vel Tech Dr. RR & Dr. SR Technical University, Avadi, Chennai.)

ABSTRACT

Multipath switching system are used in as core routers. These routers provide terabit or even petabit switching capacity. The most difficult issues in designing the multipath switching system is how to manage the traffic across its multipath. On the same way that is not disturbing the flow packet orders. Resulting of the previous solution was suffer from delay penalties or load hardware algorithm was used previously they perform badly due to the heavy-failed flow size distribution. In this paper, we develop a novel scheme namely flow slice that cuts the each flow into flow slice at every intraflow interval larger than the slicing threshold and manages the traffic on a finer granularity. The flow slice scheme achieves comparative managing the traffic to a optimal one. It also limits the probability of out-of-order packet to a negligible level, on three popular Mpsec at the cost of little hardware complexity and an internal speed up to two. In this paper the results are proven by theoretical analyses and also validated through trace-driven prototype simulation.

Keywords: Flowslice, traffic management, switching system.

I. INTRODUCTION

The Multipath Switching systems (MPS) plays a major role in fabricating the high performance core routers. A well-known paradigm is the deployment of Benes multistage switches in Cisco CRS-1. Other examples include the Vitesse switch chip family implementing the Parallel Packet Switch (PPS), and the Load-balanced Birkhoff-von Neumann (LBvN) switches [1]. In general, MPS is built by aggregating several lower speed switches and, therefore, exhibits multiple internal data paths.

II. LITERATURE SURVEY

The various findings say the following types of methods are used for managing the traffic in multipath switching systems. They are uniform load sharing, it has the traffic destined for each output should be dispatched to all the switching paths uniformly; intraflow packet ordering, it has the packets in the same flow should depart MPS as their arrival orders; low complexity the load-balancing and

the additional resequencing mechanisms should work fast enough to catch up with the switch fabric's line rate.




Fig. 1: Architecture for multi path switching

III. FLOW SLICE

A flow-slice is a sequence of packets in a flow, where every intra-flow interval between two consecutive packets is smaller than or equal to a slicing threshold ST [2]. Flow slices can be seen as miniflows created by cutting off every intraflow interval larger than ST . We depict the Cumulative Distribution Functions (C.D.F) of intraflow intervals in our traces [3]. Flow-slices can be seen as miniflows created by cutting off every intra-flow interval larger than ST . Compared with the original 5-tuple flows, three specific properties are observed for flow-slice in all the traces.

- Small Size). Both the average packet count (FC) and the average size (FS) of flow slice are much smaller than those of the original flow.
- (Light-Tailed Size Distribution). Flow-slice packet count/size distributions are light tailed while it is well-known that original flow-size distribution is heavy tailed. (Fewer Active Flow Slices). The active flow-slice number is 1-2 magnitudes smaller than that of active flow




Fig 3.1: Flow Slice Packet Count




Fig 3.2: Flow Slice Size




Fig 3.3: Active Flow Slice Number

V. SWITCHING SYSTEM

Our major improvement over the existing works is to tailor the approach in the scenario by introducing the offline delay bound calculation, while the previous solutions either use an empirical slicing threshold or maintain flow context to facilitate the slicing. The traces here are collected at

backbone links of one of the largest commercial backbones worldwide [4].

The disadvantages are our major improvement over the existing works is to tailor the FS approach in the MPS scenario by introducing the offline delay bound.

VI. MANAGING THE TRAFFIC PERFORMANCE

In this paper a novel load-balancing scheme, namely, Flow Slice, based on the fact that the intraflow packet interval is often, larger than the [5]. Due to three positive properties of flow slice, our scheme achieves good load-balancing uniformity with little hardware overhead and timing complexity. By calculating delay bounds at three popular, we show that when the slicing threshold is set to the smallest admissible value at, the FS scheme can achieve optimal performance while keeping the intraflow packet out-of-order probability negligible given an internal speedup up to two. Our results are also validated through trace-driven prototype simulations under traffic patterns. The advantages are immune to packet loss, while other solutions like the resequencer require additional loss detection Mechanisms. The Load Balancing can be deployed using the following modules.

1. Load-Balancing Scheme
2. MULTIPATH SWITCHING SYSTEM
3. Multistage Multiplane Clos Switches

1) Load-Balancing Scheme: Interflow packet order is natively preserved besetting slicing threshold to the delay upper bound at any two packets in the same flow slice cannot be disordered as they are dispatched to the same switching path where processing is guaranteed; and two packets in the same flow but different flow slices will be in order at departure, as the earlier packet will have depart from before the latter packet arrives [6]. Due to the fewer number of active flow slices, the only additional overhead in, the hash table, can be kept rather small, , and placed on-chip to provide ultrafast access speed. This table size depends only on system line rate and will stay unchanged even if scales to more than thousand external ports, thus guarantees system scalability.

2) Multipath switching system: Through lay-aside Buffer Management module, all packets are virtually queued at the output according to the flow group and the priority class in a hierarchical manner. The output scheduler fetches packets to the output line using information provided by. Packets in the same flow will be virtually buffered in the same queue and scheduled in discipline. Hence, intraflow packet departure orders hold as their arriving orders at the multiplexer. Central-stage parallel switches adopt an output-queued model [7]. By Theorem, we derive packet delay bound at firststage. We then study

delay at second-stage switches. Define native packet delay at stage m of an be delay experienced at stage m on the condition that all the preceding stages immediately send all arrival packets out without delay.

3) Multistage Multiplane Clos Switches: We consider the Multistage Multiplane Clos-networkbased switch by Chao et al. It is constructed of five stages of switchmodules with top-level architecture similar to a external input/output ports [8]. The first and last stages Clos are composed of inputdemultiplexers and output multiplexers, respectively, having similar internal structures as those in PPS. Stages 2-4 of M2Clos are constructed by parallel switching planes; however, each plane is no longer formed by a basic switch, but by a three-stage Clos Network to support large port count. Inside each Clos Network, the first stage is composed by k identical Input Modules [9]. Each IM is a packet switch, with each output link connected to a Central Module. Thus, there are a total of m identical in second stage of the Close networks

VIII.CONCLUSION

We propose a novel load-balancing scheme, namely, FlowSlice, based on the fact that the intraflow packet interval is often, say in 40-50 percent, larger than the delay upperbound at MPS. Due to three positive properties of flow slice, our scheme achieves good load-balancing uniformity with little hardware overhead and $O(1)$ timing complexity. By calculating delay bounds at three popular MPSes, we show that when the slicing threshold is set to the smallest admissible value at 1-4 ms, the FS scheme can achieve optimal performance while keeping the intraflow packet out-of-order probability negligible, given an internal speedup up to two. Our results are also validated through trace-driven prototype simulations under highly bursty traffic patterns.

REFERENCES

- [1] A. Aslam and K. Christensen, "Parallel Packet Switching Using Multiplexers with Virtual Input Queues," Proc. Ann. IEEE Conf. Local Computer Networks (LCN), pp. 270-277, 2002.
- [2] J. Bennett, C. Partridge, and N. Shectman, "Packet Reordering Is Not Pathological Network Behavior," IEEE/ACM Trans. Networking, vol. 7, no. 6, pp. 789-798, Dec. 1999.
- [3] N. Brownlee and K. Claffy, "Understanding Internet Traffic Streams: Dragonflies and Tortoises," IEEE Comm. Magazine, vol. 40, no. 10, pp. 110-117, Oct. 2002.
- [4] Z. Cao, Z. Wang, and E. Zegura, "Performance of Hashing-Based Schemes

for Internet Load Balancing," Proc. IEEE INFOCOM, pp. 332-341, 2000.

- [5] L. Carter and M. Wegman, "Universal Classes of Hashing Functions," J. Computer and System Sciences, vol. 18, no. 2, pp. 143-154, 1979.
- [6] C.S. Chang, D.S. Lee, and Y.S. Jou, "Load Balanced Birkhoff-von Neumann Switch, Part II: Multi-Stage Buffering," Computer Comm., vol. 25, pp. 623-634, 2002.
- [7] C.S. Chang, D.S. Lee, and Y.S. Jou, "Load Balanced Birkhoff-von Neumann Switches, Part I: One-Stage Buffering," Computer Comm., vol. 25, pp. 611-622, 2002.
- [8] C.S. Chang, D.S. Lee, and Y.J. Shih, "Mailbox Switch: A Scalable Two-Stage Switch Architecture for Conflict Resolution of Ordered Packets," Proc. IEEE INFOCOM, 2004.
- [9] C.S. Chang, D.S. Lee, and C.Y. Yue, "Providing Guaranteed Rate Services in the Load Balanced Birkhoff-von Neumann Switches," IEEE/ACM Trans. Networking, vol. 14, no. 3, pp. 644-656, June 2006.

*Author: Dr. M.S. Saravanan, received B.Sc degree in computer science from Madras University in 1996, the MCA degree from Bharathidasan University in 2001, the M.Phil degree from Madurai Kamaraj University in 2004, M.Tech degree from IASE University in 2005. and PhD degree from Bharathiar University in 2012. His current research interests include Process Mining, Business Process modeling, Workflow management systems and Exception handling etc. He is a professor in the Department of Information Technology in VEL TECH Dr, RR & Dr. SR Technical University, Avadi, Chennai, India. M.S. Saravanan has published twenty eight international publications and presented twelve research papers in international and national conferences, having 13 years of teaching experience in various institutions in India.

**Author: DivyaBaskaran, received B.Tech degree in Information Technology from Periyar Maniammai University, Thanjavur, India in 2011, Currently pursuing M.Tech degree in Information Technology from VelTech Dr. RR & Dr. SR Technical University, Avadi, Chennai, India.