# Mr. Abhishek Gupta, Mr. Amit Jain, Mr. Anand Vardhan Bhalla, Mr. Utsav Malviya / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 5, September- October 2012, pp.1501-1504 Design Of High Speed FFT Processor Using Vedic Multiplication Technique

# Abhishek Gupta\*, Amit Jain\*\*, Anand Vardhan Bhalla\*\*\*, Utsav Malviya\*\*\*\*

\* (M.Tech Embedded System & VLSI Design, Gyan Ganga Institute of Technology and Sciences Jabalpur, Madhya Pradesh, India)

\*\* (M.Tech Embedded System & VLSI Design, Gyan Ganga Institute of Technology and Sciences Jabalpur, Madhya Pradesh, India)

\*\*\* (M.Tech Digital Communication, Gyan Ganga College of Technology, Jabalpur, Madhya Pradesh, India)

\*\*\*\* (Assistant Professor, Department of Electronics & Communication, Gyan Ganga Institute of Technology and Sciences Jabalpur, Madhya Pradesh, India)

#### ABSTRACT

All of us are familiar with the digital circuitry. Now days the digital circuitry has replaced most of the analog circuitry in various places because technically digital domain is much better than the analog domain. To operate these digital signals we use the Digital Signal Processors. In digital signal processing to perform different types of operations we use various algorithms, out of these algorithms Fast Fourier Transform (FFT) is the most important and significant algorithm. Basically the FFT algorithm is used as an efficient means to compute the DFT and IDFT. The FFT algorithm is used in variety of areas, including linear filtering, correlation and spectrum analysis, because of its capability to perform efficient computation in comparison to the DFT. There are mainly two ways, through which FFT algorithm can be performed, which are DIT and DIF whose acronyms are **Decimation** In Time and Decimation In Frequency respectively. Speed of both of these FFT algorithms mainly rely on the multiplier used in it. So performance of FFT processor can enhanced with the use of highly speed efficient multiplier. And in direction to achieve this goal of designing Speed efficient FFT processor, speed of different popular multiplication algorithms has been compared in this paper. Our work shows that Vedic multiplier is the best multiplication algorithm comparison to other popular multiplication algorithms, because of it there is the possibility to generate partially generated products in parallel manner. For this design the target FPGA which we have takes belongs to Virtex-2P (family), XC2VP2 (device), FG256 (package) with speed grade of -7. For synthesis purpose Xilinx synthesis tool (XST) of Xilinx ISE-9.2i has been used. The behavioral simulation purpose ISE simulator has been used.

## *Keywords* - Fast Fourier Transform, Vedic Multiplier, FPGA, FFT processor, Xilinx.

### **1. Introduction**

Digital technology that is omnipresent in almost every engineering discipline. Faster additions and multiplications are of extreme importance in DSP for convolution, discrete Fourier transform, digital filters, etc. The core computing process is always a multiplication routine; therefore, DSP engineers are constantly looking for new algorithms and hardware to implement them. Vedic mathematics is the name given to the ancient system of mathematics, which was rediscovered, from the Vedas between 1911 and 1918 by Sri Bharati Krishna Tirthaji. The whole of Vedic mathematics is based on 16 sutras (word formulae) and manifests a unified structure of mathematics. As such. the methods are complementary, direct and easy. signal processing (DSP) is the Due to a growing demand for such complex DSP application, high speed, low cost system-on-a-chip (SOC) implementation of DSP algorithm are receiving increased the attention among the researchers and design engineer. Fast Fourier Transform (FFT) is the one of the fundamental operations that is typically performed in any DSP system. Theory about it can be easily accessed from any standard reference book. The Fast Fourier Transform (FFT) is a computationally intensive digital signal processing (DSP) function widely used in applications such as imaging, software-defined radio, wireless communication, instrumentation and machine inspection. Historically, this has been a relatively difficult function to implement optimally in hardware leading many software designers to use digital signal

#### Mr. Abhishek Gupta, Mr. Amit Jain, Mr. Anand Vardhan Bhalla, Mr. Utsav Malviya / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 5, September- October 2012, pp.1501-1504

implementations. in soft Vedic processors Mathematics is the ancient system of mathematics which has a unique technique of calculations based on 16 Sutras. Employing these techniques in the computation algorithms of the coprocessor will reduce the complexity, execution time, area, power etc. In this paper reconfigurable FFT is proposed to design by Vedic mathematics. Urdhva Triyakbhyam, being a general multiplication formula, is equally applicable to all cases of multiplication. Nikhilam algorithm with the compatibility to different data types. This sutra is to be used to build a high speed power efficient reconfigurable FFT [19].

## 2. Proposed Multiplier

For 2-Bit multiplication Conventional Vedic multiplication Hardware has been used it has been discussed in [11]. As at 2 bit level multiplication we have not to worry about the carry propagation path.



Hereinputs are a [1:0] and b[1:0], and output is q[3:0]. Figure 2.1: Two Bit Conventional Vedic Multiplier

Diagram for Unique addition tree structure for partial product addition for 4 bit is given in the following [18]:-



Figure 2.2: Proposed Addition Tree Structure of 4-Bit Multiplier

Diagram for Unique addition tree structure for partial product addition for 8 bit is given in the following [18]:-

After addition these following bits will pass to result	These following 4 bits will pass to result as it is		
P0[7] P0[6] P0[5] P0[4]	P0[3] P0[2] P0[1] P0[0]		
P1[7] P1[6] P1[5] P1[4] P1[3] P1[2] P1[1] P1[0]			
P2[7] P2[6] P2[5] P2[4] P2[3] P2[2] P2[1] P2[0]			
P3[7] P3[6] P3[5] P3[4] P3[3] P3[2] P3[1] P3[0] 1'b0 1'b0 1'b0 1'b0			

مرائة) مرائا Figure 2.3: Proposed Addition Tree Structure of 8-Bit Multiplier.

Here the assignment of partial products P0, P1, P2, P3 has given from right to left at output of vedic N/2-Bit Vedic multiplier, where N shows the no. of bits in one input of multiplier. And also which addition tree structure we have designed is very

simple to understand, design and implement. Here for the addition purpose the unique addition tree structure. The block diagram [18] for 4 bit level multiplication shown below.





Block diagram [18] of 8-Bit Vedic Multiplier is shown below:-



Figure 2.5: Block Diagram of Proposed 8-Bit Vedic Multiplier

#### 3. Comparative Results

To show the efficiency of proposed Vedic multiplier at eight bit level, it has been compared with some other popular multiplier structures based on different multiplication algorithms at the eight bit level. For the comparison purpose some standard papers have been used. For true and reliable comparison, proposed multiplier has been implemented on the same platform of target FPGA, which has been used by the reference papers. Comparative tables are shown below:-

(a)In the following given table the target FPGA used belongs to Virtex 2P (family), XC2VP2 (device), FG 256 (Package), -7 (speed grade).

 Table 3.1 Comparative Table 1 for Different

 Multipliers at 8-Bit Level

Maximum Combination Path Delay for Different Multipliers at Eight							
Level in Nano Seconds							
Venture Vella Vella Vellanith Committeed Vella Decord							
LATATSUDA	Vedic	Rodified	Veuic With	Conventional	vedic	rioposed	
[10]	Karatsuba	Booth	Farmoning	venic	mm CCA	[19]	
	[10]	wallace	[4]	[10]	CSA		
		4			4		
31.039	18.695	15.815	15.685	15.418	13.07	11.886	

### Mr. Abhishek Gupta, Mr. Amit Jain, Mr. Anand Vardhan Bhalla, Mr. Utsav Malviya / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 5, September- October 2012, pp.1501-1504

(b)In the following given table the target FPGA used belongs to Spartan 3 (family), XC3S50 (device), PQ 208 (Package), -4 (speed grade).

 Table 3.2: Comparative Table 2 for Different

 Multipliers at 8-Bit Level

Maximum Combination Path Delay for Different Multipliers at Eight Level in <u>Nano</u> Seconds						
Array [2]	Booth [2]	Conventional Vedic [2]	Proposed [18]			
32.01	29.549	21.679	19.467			

By designing the proposed Vedic multiplier for the same reconfigurable hardware as shown in [4] and [2], make the<sub>[2]</sub> comparison platform (hardware) independent, algorithmic, technique and approach based comparison. So by comparing with different multipliers at the same platform it can be concluded that the algorithm and approaches which has been proposed to design Vedic multiplier, in this thesis work, is better in comparison to the other popular algorithms and<sup>[3]</sup> approaches shown in [4] and [2]. In [10] M. Ramalatha et.al. Have not shown that which target FPGA they have used to design their modules so we have compared our proposed multiplier design with our conventional target FPGA, which we<sub>[4]</sub> have used to make the overall design of ALU. So by this it can be concluded that our proposed algorithm, approach and platform are better than [10].

## 4. Synthesis and Simulation

1. RTL schematic of proposed 8 bit vedic multiplier:-



2. Simulation w/f of proposed 8 bit Vedic multiplier:-

Current Simulation Time: 1000 ns		900	920	940		960	980	1000
🖬 😽 Q[15:0]	10115				10115			
🖬 😽 a[7:0]	119				119			
<b>u și</b> 6(7:0)	85				85			

## 5. Conclusion

We have proposed a new technique to design multiplication unit of FFT processor based on Vedic multiplier using unique addition tree structure, which gives better response in terms of speed in comparison to the conventional vedic multiplier hardware, Vedic multiplier with partitioning, Vedic multiplier with carry save adder, Modified Booth Wallace , Karatsuba, Vedic Karatsuba, Array, Booth, Wallace multiplier. And then this multiplier module has been put in the FFT processor along with conventional modules to achieve our goal of designing speed efficient FFT processor.

#### References

- [1] S G Dani, "Ancient Indian Mathematics A Conspectus\*", GENERAL\_ ARTICLE, RESONANCE, March 2012, Springer Link.
  - Pushpalata Verma, K.K. Metha, "Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool", International journal of engineering and advance technology, ISSN: 2249-8958, Volume-1, Issue-5, June-2012.
  - R.Bhaskar, Ganapathi Hegde, P.R.Vaya, "An efficient hardware model for RSA Encryption system using Vedic mathematics". <u>Procedia</u> Engineering Volume\_30, 2012, Pages 124–128, SciVerse Science Direct, ELSEVIER.
  - Devika Jaina, Kabiraj Sethi, Rutuparna Panda, "Vedic Mathematics Based Multiply Accumulate Unit", 978-0-7695-4587-5/11 \$26.00 © 2011 IEEE.
- [5] Balpande,S., Akare, U. , <u>Lande, S.,</u> "Performance Evaluation and Synthesis of Multiplier Used in FFT Operation Using Conventional and Vedic Algorithms <u>"</u>. 19-21 Nov.2010, IEEE.
- [6] Syed Azman bin Syed Ismail\*, Pumadevi a/p Siva subramniam, "Multiplication with the Vedic Method", Procedia Social and Behavioral Sciences 8 (2010) 129–133, SciVerse Science Direct, ELSEVIER.
- [7] Ashish Raman, Anvesh Kumar and R.K. Sarin, "Small area reconfigurable FFT design by Vedic Mathematics", 26-28 Feb. 2010, IEEE.
- [8] Anvesh kumar, Ashish raman, "Low Power ALU Design by Ancient Mathematics", 978-1-4244-5586-7/10, 2010 IEEE.
- [9] Parth Mehta, Dhanashri Gawali, "Conventional versus Vedic Mathematical Method for Hardware Implementation of a Multiplier", December 2009, pp. 640-642 IEEE.
- [10] M. Ramalatha, K. Deena Dayalan, P. Dharani, S. Deborah Priya, "High Speed Energy Efficient ALU Design using Vedic Multiplication Techniques", 978-1-4244-3834-1/09, 2009 IEEE.
- [11] Harpreet Singh Dhillon and AbhijitMitra, "A Reduced- Bit Multiplication Algorithm for Digital Arithmetics", International Journal of Computational and Mathematical Sciences 2:2,2008 © www.waset.org Spring 2008.
- [12] Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim, Yong Beom Cho, "Multiplier design based on Ancient Vedic Mathematics", 978-1-4244-2599-0/08/\$25.00 © 2008, IEEE.
- [13] Shamim Akhter, "VHDL Implementation of Fast NxN Multiplier Based on Vedic Mathematics",

#### Mr. Abhishek Gupta, Mr. Amit Jain, Mr. Anand Vardhan Bhalla, Mr. Utsav Malviya / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 5, September- October 2012, pp.1501-1504

Jaypee Institute of Information Technology University, Noida, 201307 UP, INDIA, 2007 IEEE.

- [14] Himanshu Thapliyal, Saurabh Kotiyal and M. B Srinivas, "Design and Analysis of A Novel Parallel Square and Cube Architecture Based On Ancient Indian Vedic Mathematics", Centre for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, 500019, India, 2005 IEEE.
- [15] HimanshuThapliyal and M.B Srinivas, "A High Speed and Efficient Method of Elliptic Curve Encryption Using Ancient Indian Vedic Mathematics", Proceedings of the 8<sup>th</sup> MAPLD Conference (NASA office of Logic Design), Washington D.C, USA, Sep 2005.
- [16] Purushottam D. Chidgupkar, Mangesh T. Karad, "The Implementation of Vedic Algorithms in Digital Signal Processing\*", Global J. of Engng. Educ., Vol.8, No.2 © 2004 UICEE Published in Australia 4th Global Congress on Engineering Education, held in Bangkok, Thailand, from 5 to 9 July 2004.
- [17] Amartya Kumar Dutta, "Mathematics in Ancient India", Series article, April 2002 SpringerLink.
- [18] Mr. Abhishek Gupta, Mr. Utsav Malviya, Prof. Vinod Kapse, "A Novel Approach to Design High Speed Arithmetic Logic Unit Based On Ancient Vedic Multiplication Technique", www.ijmer.com, International Journal of Modern Engineering Research (IJMER), Vol.2, Issue.4, July-Aug 2012 pp-2695-2698 ISSN: 2249-6645.
- [19] Ashish Raman, Anvesh Kumar and R.K.Sarin, "High Speed Reconfigurable FFT Design by Vedic Mathematics", journal of computer science and engineering, volume 1, issue 1 may 2010.
- [20] Jagadguru Swami Sri Bharati Krishna Tirthji Maharaja, "Vedic Mathematics", MotilalBanarsidas, Varanasi, India, 1986, Book.
- [21] Sameer Palnitkar, "Verilog HDL-A Guide to Digital Design and Synthesis", Sun Soft Press, 1996, Book.
- [22] Morris Mano, "Digital circuits and systems", Prentice-Hal, Last updated on-02/27/2011, 11:55, Book. Wayne Wolf, "Computer as components", 2<sup>nd</sup> edition, Book.
- [23] http://www.xilinx.com/support/documentation/d ata\_sheets/ds312.pdf
- [24] http://en.wikipedia.org/wiki/Verilog
- [25] http://www.xilinx.com/prs\_rls/2007/software/07 86\_ise92i.htm
- [26] R. Ravindra Prasad, B.Vijaya Bhaskar, "FPGA Implementation of 64 Point FFT for Passive RADAR Applications", Vol.2, Issue.3, May-June 2012 pp-926-929, International Journal of Modern Engineering Research (IJMER), ISSN: 2249-6645.
- [27] Eleanor Chu, Alan George, "FFT algorithms and their adaptation to parallel processing", Elsevier, Linear Algebra and its Applications 284 (1998) 95-124.

- [28] S.M. Choo, S.K. Chung, "Numerical solutions for the Damped Boussinesq Equation by FD-FFT-Perturbation Method", Elsevier, 2004.
- [29] Zhaodou Chen, Lijing Zhang, "Vector coding algorithms for multidimensional discrete Fourier transform", Elsevier, August 2005; received in revised form 20 November 2006.
- [30] Yu-Wei Lin and Chen-Yi Lee, Member, IEEE, "Design of an FFT/IFFT Processor for MIMO OFDM Systems", 1549-8328/\$25.00 © 2007 IEEE.
- [31] M. Mohamed Ismail, M.J.S Rangachar, Ch. D. V. Paradesi Rao, "An Area Efficient Mixed-Radix 4-2 Butterfly with Bit Reversal for OFDM Applications", European Journal of Scientific Research, ISSN 1450-216X Vol.40 No.4 (2010), pp.515-521, © EuroJournals Publishing, Inc. 2010.
- [32] Chen-Fong Hsiao, Yuan Chen, Chen-Yi Lee, "A Generalized Mixed-Radix Algorithm for Memory-Based FFT Processors", 1549-7747/\$26.00 © 2010 IEEE.
- [33] Xin Xiao, Erdal Oruklu and Jafar Saniie, "Fast Memory Addressing Scheme for Radix-4 FFT Implementation",978-1-4244-3355-1/09/\$25.00©2009 IEEE.
- [34] Hen-Geul Yeh, Gerald Truong, "Speed and Area Analysis of Memory Based FFT Processors in a FPGA", 1-4244-0697-8/07/.00 © 2007 IEEE.