

Improving Power Quality by Using MC-UPQC

V. Surya Prakash (M.Tech)

EEE – Department,
KSRM College of Engineering. Kadapa.

K. Kalyan Kumar M.Tech

Asst. Prof. EEE – Department,
KSRM College of Engineering. Kadapa.

ABSTRACT

This paper presents a new Unified Power-Quality Conditioning System (MC-UPQC), capable of simultaneous compensation for voltage and current in multi-bus/multi-feeder systems. By using one shunt Voltage-Source Converter (VSC) and two or more series VSCs the configuration is made. The system can be applied to adjacent feeders to compensate for supply-voltage and load current imperfections on the main feeder and full compensation of supply voltage imperfections on the other feeders. The configuration will be designed as all converters are connected back to back on the dc side and share a common dc-link capacitor. Therefore, power can be transferred from one feeder to adjacent feeders to compensate for sag/swell and interruption. The proposed topology can be used for simultaneous compensation of voltage and current imperfections in both feeders by sharing power compensation capabilities between two adjacent feeders which are not connected. The system is also capable of compensating for interruptions without the need for a battery storage system and consequently without storage capacity limitations. By the simulation the performance of MC-UPQC as well as the adopted control algorithm will be illustrated.

Index – terms: Voltage-Source Converter (VSC), Interline Power Flow Controller (IPFC), Unified Power-Quality Conditioning System (UPQC),

I. INTRODUCTION

When the power flows of two lines starting in one substation need to be controlled, an Interline Power Flow Controller (IPFC) can be used. An IPFC consists of two series VSCs whose dc capacitors are coupled. This allows active power to circulate between the VSCs. With this configuration, two lines can be controlled simultaneously to optimize the network utilization. The GUPFC combines three or more shunt and series converters. It extends the concept of voltage and power-flow control beyond what is achievable with the known two-converter UPFC. The simplest GUPFC consists of three converters—one connected in shunt and the other two in series with two transmission lines in a substation. The basic GUPFC can control total five power system quantities, such as a bus voltage and independent active and reactive power flows of two

lines. The concept of GUPFC can be extended for more lines if necessary. The device may be installed in some central substations to manage power flows of multilines or a group of lines and provide voltage support as well. By using GUPFC devices, the transfer capability of transmission lines can be increased significantly.

Furthermore, by using the multiline-management capability of the GUPFC, active power flow on lines cannot only be increased, but also be decreased with respect to operating and market transaction requirements. In general, the GUPFC can be used to increase the transfer capability and relieve congestions in a flexible way. This concept can be extended to design multiconverter configurations for PQ improvement in adjacent feeders. For example, the interline unified power-quality conditioner (IUPQC), which is the extension of the IPFC concept at the distribution level, has been proposed in the IUPQC consists of one series and one shunt converter. It is connected between two feeders to regulate the bus voltage of one of the feeders, while regulating the voltage across a sensitive load in the other feeder. In this configuration, the voltage regulation in one of the feeders is performed by the shunt-VSC. However, since the source impedance is very low, a high amount of current would be needed to boost the bus voltage in case of a voltage sag/swell which is not feasible. It also has low dynamic performance because the dc-link capacitor voltage is not regulated.

In this paper, a new configuration of a UPQC called the multiconverter unified power-quality conditioner (MC-UPQC) is presented. The system is extended by adding a series-VSC in an adjacent feeder. The proposed topology can be used for simultaneous compensation of voltage and current imperfections in both feeders by sharing power compensation capabilities between two adjacent feeders which are not connected. The system is also capable of compensating for interruptions without the need for a battery storage system and consequently without storage capacity limitations.

II. PROPOSED MC-UPQC SYSTEM

A. Circuit Configuration

The single-line diagram of a distribution system with an MC-UPQC is shown in Fig.1.




Fig.1 Single-line diagram of a distribution system with an MC-UPQC.

As shown in this fig.1., two feeders connected to two different substations supply the loads L_1 and L_2 . The MC-UPQC is connected to two buses BUS_1 and BUS_2 with voltages of u_{11} and u_{12} , respectively. The shunt part of the MC-UPQC is also connected to load L_1 with a current of i_{11} . Supply voltages are denoted by u_{s1} and u_{s2} while load voltages are u_{11} and u_{12} . Finally, feeder currents are denoted by i_{s1} and i_{s2} load currents are i_{11} and i_{12} . Bus voltages u_{11} and u_{12} are distorted and may be subjected to sag/swell. The load L_1 is a nonlinear/sensitive load which needs a pure sinusoidal voltage for proper operation while its current is non-sinusoidal and contains harmonics. The load L_2 is a sensitive/critical load which needs a purely sinusoidal voltage and must be fully protected against distortion, sag/swell, and interruption. These types of loads primarily include production industries and critical service providers, such as medical centers, airports, or broadcasting centers where voltage interruption can result in severe economical losses or human damages.

B. MC-UPQC Structure




Fig.2 Typical MC-UPQC used in a distribution system

The internal structure of the MC-UPQC is shown in Fig.2.

It consists of three VSCs (VSC_1 , VSC_2 , and VSC_3) which are connected back to back through a common dc-link capacitor. In the proposed configuration, VSC_1 is connected in series with BUS_1 and VSC_2 is connected in parallel with load L_1 at the

end of Feeder₁. VSC_3 is connected in series with BUS_2 at the Feeder₂ end. Each of the three VSCs in Fig.3 is realized by a three-phase converter with a commutation reactor and high-pass output filter as shown in Fig.3.




Fig 3 Schematic structure of a VSC

The commutation reactor (L_f) and high-pass output filter (R_f , C_f) connected to prevent the flow of switching harmonics into the power supply. As shown in Fig, all converters are supplied from a common dc-link capacitor and connected to the distribution system through a transformer. Secondary (distribution) sides of the series-connected transformers are directly connected in series with BUS_1 and BUS_2 , and the secondary (distribution) side of the shunt-connected transformer is connected in parallel with load L_1 .

The aims of the MC-UPQC shown in Fig are:

- 1) To regulate the load voltage (u_{11}) against sag/swell and disturbances in the system to protect the nonlinear/sensitive load L_1 ;
- 2) To regulate the load voltage u_{12} against sag/swell, interruption, and disturbances in the system to protect the sensitive/ critical load L_2 ;
- 3) To compensate for the reactive and harmonic components of nonlinear load current (i_{11}).

In order to achieve these goals, series VSCs (i.e., VSC_1 and VSC_3) operate as voltage controllers while the shunt VSC (i.e., VSC_2) operates as a current controller.

C. Control Strategy

As shown in Fig.4, the MC-UPQC consists of two series VSCs and one shunt VSC which are controlled independently. The switching control strategy for series VSCs and the shunt VSC are selected to be sinusoidal pulse width-modulation (SPWM) voltage control and hysteresis current control, respectively. Details of the control algorithm, which are based on the d-q method, will be discussed later. Shunt-VSC: Functions of the shunt-VSC are:

- 1) To compensate for the reactive component of load L_1 current;
- 2) To compensate for the harmonic components of load L_1 current;
- 3) To regulate the voltage of the common dc-link capacitor.

Fig. shows the control block diagram for the shunt VSC. The measured load current (i_{l_dq0}) is transformed into the synchronous dq0 reference frame by using

$$i_{l_dq0} = T_{abc}^{dq0} i_{l_abc} \quad (1)$$

$$T_{abc}^{dq0} = \frac{2}{3} \begin{bmatrix} \cos(\omega t) & \cos(\omega t - 120^\circ) & \cos(\omega t + 120^\circ) \\ -\sin(\omega t) & -\sin(\omega t - 120^\circ) & -\sin(\omega t + 120^\circ) \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{bmatrix} \quad \dots (2)$$

Where the transformation matrix is shown in eq (2), at the bottom of the page. By this transform, the fundamental positive-sequence component, which is transformed into dc quantities in the d and q axes, can be easily extracted by low-pass filters (LPFs). Also, all harmonic components are transformed into ac quantities with a fundamental frequency shift.

$$i_{l_d} = \bar{i}_{l_d} + \tilde{i}_{l_d} \quad \dots (3)$$

$$i_{l_q} = \bar{i}_{l_q} + \tilde{i}_{l_q} \quad \dots (4)$$

Where, i_{l_d}, i_{l_q} are d-q components of load current, $\bar{i}_{l_d}, \bar{i}_{l_q}$ are dc components, and $\tilde{i}_{l_d}, \tilde{i}_{l_q}$ are the ac components of i_{l_d}, i_{l_q} .

If i_s is the feeder current and i_{pf} is the shunt VSC current and knowing $i_s = i_l - i_{pf}$, then d-q components of the shunt VSC reference current are defined as follows:

$$i_{pf_d}^{ref} = \tilde{i}_{l_d} \quad \dots (5)$$

$$i_{pf_q}^{ref} = i_{l_q} \quad \dots (6)$$

Consequently, the d-q components of the feeder current are

$$i_{s_d} = \tilde{i}_{l_d} \quad \dots (7)$$

$$i_{s_q} = 0 \quad \dots (8)$$

This means that there are no harmonic and reactive components in the feeder current. Switching losses cause the dc-link capacitor voltage to decrease. Other disturbances, such as the sudden variation of

load, can also affect the dc link. In order to regulate the dc-link capacitor voltage, a proportional-integral (PI) controller is used as shown in Fig. The input of the PI controller is the error between the actual capacitor voltage u_{dc} and its reference value (u_{dc}^{ref}). The output of the PI controller (ie., Δi_{dc}) is added to the d component of the shunt-VSC reference current to form a new reference current as follows:

$$\begin{cases} i_{pf_d}^{ref} = \tilde{i}_{l_d} + \Delta i_{dc} \\ i_{pf_q}^{ref} = i_{l_q} \end{cases} \quad \dots (9)$$




Fig.4. Control block diagram of shunt VSC.

As shown in Fig.4, the reference current in eq(9) is then transformed back into the abc reference frame. By using PWM hysteresis current control, the output-compensating currents in each phase are obtained.




Fig 5 Control block diagram of series VSC

$$i_{pf_abc}^{ref} = T_{dq0}^{abc} i_{pf_dq0}^{ref}; (T_{dq0}^{abc} = T_{abc}^{dq0}^{-1}) \quad \dots (10)$$

Series-VSC: Functions of the series VSCs in each feeder are:

- 1) To mitigate voltage sag and swell;
- 2) To compensate for voltage distortions, such as harmonics;
- 3) To compensate for interruptions (in Feeder2 only).

The control block diagram of each series VSC is shown in Fig. The bus voltage (u_{t-abc}) is

detected and then transformed into the synchronous dq0 reference frame using

$$u_{t_{dq0}} = T_{abc}^{dq0} u_{t_{abc}} = u_{t_{1p}} + u_{t_{1n}} + u_{t_{1h}} \quad (11)$$

Where,

$$\dots (12) \quad \begin{cases} u_{t_{1p}} = [u_{t_{1p,d}} \ u_{t_{1p,q}} \ 0]^T \\ u_{t_{1n}} = [u_{t_{1n,d}} \ u_{t_{1n,q}} \ 0]^T \\ u_{t_{10}} = [0 \ 0 \ u_{00}]^T \\ u_{t_{1h}} = [u_{t_{1h,d}} \ u_{t_{1h,q}} \ u_{t_{1h,0}}]^T \end{cases}$$

According to control objectives of the MC-UPQC, the load voltage should be kept sinusoidal with constant amplitude even if the bus voltage is disturbed. Therefore, the expected load voltage in the synchronous dq0 reference frame $u_{l_{dq0}}^{exp}$ only has one value.

$$\dots (13) \quad u_{l_{dq0}}^{exp} = T_{abc}^{dq0} u_{l_{abc}}^{exp} = \begin{bmatrix} u_m \\ 0 \\ 0 \end{bmatrix}$$

Where the load voltage in the abc reference frame $u_{l_{abc}}^{exp}$ is

$$u_{l_{abc}}^{exp} = \begin{bmatrix} u_m \cos(\omega t) \\ u_m \cos(\omega t - 120^\circ) \\ u_m \cos(\omega t + 120^\circ) \end{bmatrix} \dots (14)$$

The compensating reference voltage in the synchronous dq0 reference frame $u_{sf_{dq0}}^{ref}$ is defined as

$$u_{sf_{dq0}}^{ref} = u_{t_{dq0}} - u_{l_{dq0}}^{exp} \dots (15)$$

The compensating reference voltage is then transformed back into the abc reference frame. By using an improved SPWM voltage control technique the output compensation voltage of the series VSC can be obtained.

III POWER-RATING ANALYSIS OF THE MC-UPQC

The power rating of the MC-UPQC is an important factor in terms of cost. Before calculation of the power rating of each VSC in the MC UPQC structure, two models of a UPQC are analyzed and the best model which requires the minimum power rating is considered. All voltage and current phasors used in this section are phase quantities at the fundamental frequency. There are two models for a UPQC - quadrature compensation (UPQC-Q) and inphase compensation (UPQC-P). In the quadrature compensation scheme, the injected voltage by the series-VSC maintains a quadrature advance relationship with the supply current so that no real

power is consumed by the series VSC at steady state. This is a significant advantage when UPQC mitigates sag conditions. The series VSC also shares the volt ampere reactive (VAR) of the load along with the shunt-VSC, reducing the power rating of the shunt-VSC.

Fig. shows the phasor diagram of this scheme under a typical load power factor condition with and without a voltage sag.

When the bus voltage is at the desired value ($U_i = U_t = U_0$), the series-injected voltage (U_{sf}) is zero Fig.(a).




Fig 6 Phasor diagram of quadrature compensation
a) Without voltage sag (b) With voltage sag.

The shunt VSC injects the reactive component of load current I_c , resulting in unity input-power factor. Furthermore, the shunt VSC compensates for not only the reactive component, but also the harmonic components of the load current I_c . The phasor diagram of Fig.6. explains the operation of this scheme in case of voltage sag.




Fig.7. Phasor diagram of inphase compensation (supply voltage sag).

A comparison between in phase (UPQC-P) and quadrature (UPQC-Q) models is made for different sag conditions and load power factors. It is shown that the power rating of the shunt-VSC in the UPQC-Q model is lower than that of the UPQC-P, and the power rating of the series-VSC in the UPQC-P model is lower than that of the UPQC-Q for a power factor of less than or equal to 0.9. Also, it is shown that the total power rating of UPQC-Q is

lower than that of UPQC-P where the VAR demand of the load is high.

As discussed in Section II, the power needed for interruption compensation in Feeder₂ must be supplied through the shunt VSC in Feeder₁ and the series VSC in Feeder₂. This implies that power ratings of these VSCs are greater than that of the series one in Feeder₁. If quadrature compensation in Feeder₁ and in phase compensation in Feeder₂ is selected, then the power rating of the shunt VSC and the series VSC (in Feeder₂) will be reduced. This is an important criterion for practical applications.

As shown in Figs.6 and 7, load voltages in both feeders are kept constant at U_0 regardless of bus voltages variation, and the load currents in both feeders are assumed to be constant at their rated values (i.e., I_{01} and I_{02} respectively)

$$U_{t1} = U_{t2} = U_0 \quad (16)$$

$$\begin{cases} I_{t1} = I_{01} \\ I_{t2} = I_{02} \end{cases} \quad \dots (17)$$

The load power factors in Feeder₁ and Feeder₂ are assumed to be $\cos \phi_1$ and $\cos \phi_2$ and the per-unit sags, which must be compensated in Feeder₁ and Feeder₂, are supposed to be x_1 and x_2 , respectively.

$$i_{l_dqo} = T_{abc}^{dqo} i_{L_abc+}$$

If the MC-UPQC is lossless, the active power demand supplied by Feeder₁ consists of two parts:

- 1) The active power demand of load in Feeder₁.
- 2) The active power demand for sag and interruption compensation in Feeder₂.

Thus, Feeder₁ current I_{s1} can be found as From Fig., the voltage injected by the series VSC in Feeder₁ and thus the power rating of this converter (S_{VSC1}) can be calculated as

$$\dots(18) \quad U_{sf1} = U_{t1} \tan \theta = U_0 (1 - x_1) \tan \theta$$

The shunt VSC current is divided into two parts:

- 1) The first part (i.e., I_{c1}) compensates for the reactive component (and harmonic components) of Feeder₁ current and can be calculated from Fig. 4.6. as

$$\dots(19) \quad I_{c1} = \sqrt{I_{t1}^2 + I_{s1}^2 - 2I_{t1}I_{s1} \cos(\phi_1 - \theta)}$$

$$I_{c1} = \dots(20) \quad \sqrt{I_{t1}^2 + I_{s1}^2 - 2I_{t1}I_{s1} \cos(\phi_1 - \theta)}$$

Where I_{s1} is calculated. This part of the shunt VSC current only exchanges reactive power (Q) with the system.

2) The second part provides the real power (P), which is needed for a sag or interruption compensation in Feeder₂. Therefore, the power rating of the shunt VSC can be calculated as


$$\begin{aligned} S_{VSC2} &= 3U_{t1}I_{pf} = 3\sqrt{Q^2 + P^2} \\ &= 3\sqrt{(U_{t1}I_{c1})^2 + (U_{sf2}I_{t2} \cos \phi_2)^2} \\ &= 3U_0\sqrt{I_{c1}^2 + (x_2I_{02} \cos \phi_2)^2} \end{aligned}$$

$$\dots(21)$$


Where I_{c1} is calculated. Finally, the power rating of the series-VSC in Feeder₂ can be calculated. For the worst-case scenario (i.e., interruption compensation), one must consider $x_2 = 1$. Therefore,

$$\dots (22) \quad S_{VSC3} = 3U_{sf2}I_{t2} = 3x_2U_0I_{02}$$


IV. MATLAB DESIGN OF MC-UPQC STUDY AND RESULTS




BUS₁ voltage, series compensating voltage, and load voltage in Feeder₁.




BUS₂ voltage, series compensating voltage, and load voltage in Feeder₂.




Nonlinear load current, compensating current, Feeder₁ current, and capacitor voltage.



Simulation results for an upstream fault on Feeder₂: BUS₂ voltage, compensating voltage, and loads L₁ and L₂ voltages.



Simulation results for load change: nonlinear load current, Feeder₁ current, load L₁ voltage, load L₂ voltage, and dc-link capacitor voltage.



BUS₁ voltage, series compensating voltage, and load in Feeder₁ under unbalanced source voltage.

VI. CONCLUSION

In this paper, a new configuration for simultaneous compensation of voltage and current in adjacent feeders has been proposed. The new configuration is named multi-converter unified power-quality conditioner (MC-UPQC). Compared to a conventional UPQC, the proposed topology is capable of fully protecting critical and sensitive loads against distortions, sags/swell, and interruption in two-feeder systems. The idea can be theoretically extended to multibus / multifeeder systems by adding more series VSCs. The performance of the MC-UPQC is evaluated under various disturbance conditions and it is shown that the proposed MC-UPQC offers the following advantages:

- 1) Power transfer between two adjacent feeders for sag/swell and interruption compensation;
- 2) Compensation for interruptions without the need for a battery storage system.
- 3) Sharing power compensation capabilities between two adjacent feeders which are not connected.

REFERENCES

- [1] D. D. Sabin and A. Sundaram, "Quality enhances reliability," IEEE Spectr., vol. 33, no. 2, pp. 34–41, Feb. 1996.
- [2] M. Rastogi, R. Naik, and N. Mohan, "A comparative evaluation of harmonic reduction techniques in three-phase utility interface of power electronic loads," IEEE Trans. Ind. Appl., vol. 30, no. 5, pp. 1149–1155, Sep./Oct. 1994.
- [3] F. Z. Peng, "Application issues of active power filters," IEEE Ind. Appl. Mag., vol. 4, no. 5, pp. 21–30, Sep./Oct. 1998.
- [4] H. Akagi, "New trends in active filters for power conditioning," IEEE Trans. Ind. Appl., vol. 32, no. 6, pp. 1312–1322, Nov./Dec. 1996.
- [5] L. Gyugyi, C. D. Schauder, S. L. Williams, T. R. Rietman, D. R. Torjerson, and A. Edris, "The unified power flow controller: A new approach to power transmission control," IEEE Trans. Power Del., vol. 10, no. 2, pp. 1085–1097, Apr. 1995.