

Area Efficient Wide Frequency Range CMOS Voltage Controlled Oscillator For PLL In 0.18 μ m CMOS Process

¹Rashmi K Patil, ²M.A. Gaikwad ³V.G. Nasre

¹ Dept. of EXTC, B.D.C.E., Sevagram, Wardha, India

² Professor & Dean (R & D), B.D.C.E., Sevagram, Wardha, India

³ P.G. Dept of Electronics, B.D.C.E., Sevagram, Wardha, India

ABSTRACT

Current starved VCO is simple ring oscillator consisting of cascaded inverters. Differential ring oscillator has a differential output to reject common-mode noise, power supply noise and so on. In this paper we have designed and simulated Current Starved VCO and Differential VCO for PLL in Tanner 13.0v 0.18 μ m digital CMOS process. Performance comparison is done in terms of high oscillation frequency, low power consumption, and low area. It is observed that maximum oscillation frequency about 2GHz is achieved in three stage differential VCO. But area has been reduced to 688 μ m² with low power consumption of 359.08 μ W with large tuning range in three stage current starved VCO for a frequency of 1.1GHz at 1.8 V_{DD}.

Keywords: Current starved VCO, Three stage Differential VCO

1 Introduction

A CMOS Voltage controlled oscillator (VCO) is a critical building block in PLL which decides the power consumed by the PLL and area occupied by the PLL. VCO constitute a critical component in many RF transceivers and are commonly associated with signal processing tasks like frequency selection and signal generation. RF transceivers of today require programmable carrier frequencies and rely on phase locked loops (PLL) to accomplish the same. These PLLs embed a less accurate RF oscillator in a feedback loop, whose frequency can be controlled with a control signal. Transceivers for wireless communication system contain low-noise amplifiers, power amplifiers, mixers, digital signal-processing chips, filters, and phase-locked loops.

Voltage controlled oscillators play a critical role in communication systems, providing periodic signals required for timing in digital circuits and frequency translation in radio frequency Circuits. Their output frequency is a function of a control input usually a voltage.

An ideal voltage-controlled voltage oscillator is a circuit whose output frequency is a linear function of its control voltage. Most application required that oscillator be tunable, i.e.

their output frequency be a function of a control input, usually a voltage.

There are two different types of voltage controlled oscillators used in PLL, Current starved VCO and Differential VCO [1]. In recent years LC tank oscillators have shown good phase-noise performance with low power consumption. However, there are some disadvantages. First, the tuning range of an LC-oscillator (around 10 - 20%) is relatively low when compared to ring oscillators (>50%). So the output frequency may fall out of the desired range in the presence of process variation. Second, the phase-noise performance of the oscillators highly depends on the quality factor of on-chip spiral inductors. For most digital CMOS processes, it is difficult to obtain a quality factor of the inductor larger than three.[2] Therefore, some extra processing steps may be required. Finally, on-chip spiral inductors occupy a lot of chip area, typically around 200 \times 200-300 \times 300 m², which is undesirable for cost and yield consideration [3].

The ring oscillators, however, do not have the complication of the on-chip inductors required for the LC oscillators. Thus the chip area is reduced. In addition to a wide tuning range; ring oscillators with even number of delay cells can produce quadrature-phase outputs [4]. The phase noise performance of ring oscillators is much poorer in general [4], [5]. Also, at high oscillation frequencies, the power consumption of the ring oscillators may not be low which is a key requirement for battery operated devices [6]. To overcome these problems, we worked on Three stage current starved Oscillator and Differential voltage controlled oscillator without an LC tank. Finally their performances are compared based on their simulation results.

2 Circuit Description

2.1. Three stage Current Starved VCO




Fig 1 Designed current starved VCO




Fig 2 Inverter schematic

The operation of current starved VCO is similar to the ring oscillator. Fig1. Shows designed three stage Current-Starved VCO [7]. Each delay cell consist of one PMOS and NMOS which operate as inverter, while upper PMOS and lower NMOS operate as current sources. The current sources limit the current available to the inverter. In other words, the inverter is starved for current. The current in the first NMOS and PMOS are mirrored in each inverter current source stage. PMOS and NMOS drain currents are the same and are set by the input control voltage [8],[9]. Fig 2 shows the inverter schematic.

The total capacitance C_{tot} is given by,

$$C_{tot} = \frac{5 \cdot C_{ox}(W_p L_p + W_n L_n)}{2} \quad (1)$$

where C_{ox} is the oxide capacitance.

The number of stages of the oscillator is selected; there are 3 stages. The centre drain current is calculated as:

$$I_{D_{centre}} = N \cdot V_{DD} \cdot C_{tot} \cdot F_{cen} \quad (2)$$

where N is the number of stages of inverter.

The sizes of PMOS and NMOS of inverter stage are determined as:

$$D_{centre} = \frac{\beta(V_{gs} - V_{thn})^2}{2} \quad (3)$$

$$\text{Where, } \beta = \frac{K_p \cdot W}{L}$$

It can be shown that the oscillation frequency is:

$$F_{osc} = 1/N \cdot T_d \quad (4)$$

$$= \frac{I_D}{N \cdot C_{tot} \cdot V_{DD}} \quad (5)$$

where T_d is the time delay.

Above equation gives the centre frequency of the VCO when

$I_D = I_{D_{centre}}$.

The VCO stops oscillating, neglecting subthreshold currents,

When, $V_{inVCO} < V_{thn}$.

Thus, $V_{min} = V_{thn}$ and $F_{min} = 0$

The max VCO oscillation frequency F_{max} is determined by finding I_D when

$$V_{inVCO} = V_{DD}$$

2.2. Differential VCO




Fig 3 Designed Differential VCO

Fig 3 shows designed differential VCO consisting of three delay cells.

In the delay cells proposed in this work, we provide the necessary bias condition for the circuit to oscillate by means of using the positive partial feedback [10] Fig 4 shows the delay cell used in differential VCO.




Fig 4 Delay cell used in Differential VCO.

To achieve maximum frequency the bias scheme has been improved further. The bias scheme composed by transistors PMOS1 to PMOS6 and NMOS1 to NMOS5 provides a controlled bias current and a controlled voltage V_c in such a way that the transistors of delay cell stay in saturation region for the entire control voltage range [11],[12].

Fig 5 shows the necessary bias scheme used in differential VCO.




Fig 5 Bias scheme used in Differential VCO.

3 Simulation Result

3.1 Output waveforms




Fig 6 Output waveforms of current starved VCO

Fig 6. shows the output waveforms of current starved VCO. It is noted that at a constant control voltage of 1.15V the output frequency of current starved VCO is 1.153GHz. Simulation results reported that the power consumption is 359.08μW at 1.1GHz

When the control voltage is varied from 0.4V to 1.15V, the oscillation frequency of the designed current starved VCO ranges from 426.80 MHz-1.153GHz Table I. shows the characteristics of the current starved VCO between control voltage (V) and frequency (MHz). The relationship between frequency and control voltage is shown in fig 7. The relationship between frequency and control voltage is predicted using curve fitting algorithm by polynomial

$$y = 62.10x + 594.1 \quad (6)$$

with coefficient of correlation of, $R^2 = 0.864$

Table 1 Control Voltage (V) Vs Frequency (MHz) of Current Starved VCO

Voltage(V)	Frequency(MHz)
0.4	426.80
0.55	805.15
0.65	813.00
0.75	861.32
0.85	893.65
0.95	908.26
1.05	977.51
1.15	1153.40




Fig 7 Control Voltage (V) VS Frequency (MHz)




Fig 8 Output waveforms of Differential VCO

Fig 8. shows the output waveforms of differential VCO. It is noted that at a constant control voltage of 0.26V the output frequency of current starved VCO is 2GHz. Simulation results reported that the power consumption is 0.91mW at 2GHz.

When the control voltage is varied from 0.26V to 0.7V, the Oscillation frequency of the designed differential VCO ranges from 2GHz to 60MHz. Due to PMOS based differential VCO, frequency decreases with an increase in supply voltage. Table 2 gives the characteristics of the differential VCO between control voltage (V) and frequency (GHz). The relationship between frequency and control voltage is predicted using curve fitting algorithm by polynomial

$$y = -0.209x + 2.120 \quad (7)$$

with coefficient of correlation of, $R^2 = 0.980$

Table 2 Control Voltage (V) Vs Frequency (GHz) of Differential VCO

Voltage(V)	Frequency(GHz)
0.26	2
0.3	1.78
0.35	1.51
0.4	1.21
0.45	0.92
0.5	0.79
0.55	0.59
0.6	0.49
0.65	0.36
0.7	0.06




Fig 9 Control Voltage (V) Vs Frequency (GHz)

3.2. Performance comparison

The results of current starved VCO and Differential VCO are compared in table 3.

From comparison table it has been observed that as the number of delay cells and number of transistor in delay cell are less in current starved VCO area and power consumption has been reduced in current starved VCO than differential VCO. But maximum oscillation frequency about 2GHz has been achieved in differential VCO due to improved bias scheme.

Table 3 Comparison Table

Parameters	Diff VCO	Three Stage Current Starved VCO
Tool	Tanner 13.0v	Tanner 13.0v
Technology	0.18 μ m	0.18 μ m
Supply Voltage	1V	1.8V
I/P Tuning Range	0.26-0.7V	0.45 -1.15 V
Range of Oscillation Frequency	60MHz-2GHz	426.80 MHz-1.153GHz
Area	1648 μ m ²	688 μ m ²
Power Consumption	0.91mW	359.08 μ W
Gate Length	0.18 μ m	0.18 μ m
# no of delay cells	03	03
No of transistors in delay cell	05	02

4 Conclusion

This paper compares the performance of a current starved VCO and differential VCO with the design experiment and with the quantitative evaluation. Simulation results shows that area wise, power consumption and tunable frequency range, Current starved VCO is superior to a differential VCO. Power consumption and area of both VCO will decrease proportional to the technology node. However, noise characteristics will get worse inversely proportional to the technology node. Designed VCO is used as frequency synthesizer, frequency multiplier and for clock systems design

References

[1] B .Razvi, Design of ANALOG CMOS Integrated Circuits, McGraw- Hill, 2001.
 [2] Tianwang Li*, Bo Ye and Jinguang Jiang, "0.5 V 1.3 GHz voltage controlled ring oscillator" 2009 IEEE
 [3] Honghui Deng Yongsheng Yin Gaoming Du, Phase Noise Analysis and Design of CMOS

Differential Ring VCO" Ninth International Conference on Electronic Measurement & Instruments ICEMI'2009
 [4] William Shing, Tak Yan, and Howard Cam Luong, —A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator, IEEE Transactions on Circuits and System II: Analog and Digital Signal Processing,, vol. 48, pp. 216-221, Feb. 2001.
 [5] T. H. Lee and A. Hajimiri and, —Oscillator Phase noise: A tutorial, IEEE J. Solid-State Circuits, vol. 35, pp. 326–336, March 2000.
 [6] T. C. Weigandt, B. Kim, and P. R. Gray, —Analysis of timing jitters in cmos ring oscillators, In Proc. ISCAS, pp. 27-30, June 1994.
 [7] Haripriya Janardhan, Mahmoud Fawzy Wagdy, " Design of a 1GHz Digital PLL Using 0.18 μ m CMOS Technology" Third International Conference on Information Technology: New Generations (ITNG'06), 2006 IEEE
 [8] R. Jacob Baker, Harry W. Li & David E. Boyce, CMOS Circuit Design Layout, and Simulation, IEEE Press, 2002
 [9] D. P. Bautista and M.L. Aranda, "A low power and high speed CMOS Voltage-Controlled Ring Oscillator", Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Volume 4, 23-26 May 2004 Page(s):IV - 752-5 Vol.4.
 [10] Luciano Severino de Paula, Eric Fabris, Sergio Bampi, Altamiro Amadeu Susin, " A High Swing Low Power CMOS Differential Voltage-Controlled Ring Oscillator" IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07) 2007 IEEE.
 [11] W. Xin, Y. Dunshan and S. Sheng, "A Full Swing And Low Power Voltage-Controlled Ring Oscillator", Electron Devices and Solid-State Circuits, 2005 IEEE Conference on 19-21 Dec. 2005 Page(s):141 – 143
 [12] E. Wang and R. Harjani, "Partial Positive Feedback for gain Enhancement of Low-Power CMOS OTAs", Analog Integrated Circuits and Signal Processing, 8, pp21-35, 1995
 [13] Kuo-Hsing Cheng ,Ch'ing- Wen Lai and Yu-Lung Lo , "A CMOS VCO for IV, 1GHz PLL Applications", 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC2004)/ Aug. 4-5, 2004
 [14] Jun Zhao and Yong-Bin Kim, " A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops Hindawi Publishing Corporation VLSI Design Volume 2010, Article ID 946710"