

Design and Performance Analysis of Analog Sub circuits for Multiplying DAC used in Image Compression

K. Satyanarayana Vittal *, Dr. P. Cyril Prasanna Raj**, Pillem Ramesh***, B.V Aravind*, Dr. Fazal Noorbasha****

*(Student, M. Tech in VLSI from KLUUniversity, Vijayawada)

** (Member of IEEE, Bengaluru)

*** (Assistant Professor in VLSI from KLUUniversity, Vijayawada)

ABSTRACT

Image compression is one of the prominent signal processing areas for multimedia applications. Compressed images when transmitted are affected by noise and thus reconstruction of images at the receiver becomes complex. Very recently Artificial Neural Networks are being used for image compression and decompression. One of the building blocks in ANN is the multiplying DAC. In this paper, we present the design and analysis of sub circuits for multiplying DAC using 180nm CMOS technology. The DA, current reference and op-amp are design, modelled and analysed for its performances using Cadence Virtuoso and HSPICE. The optimum geometries for sub circuits are computed and schematic captured is carried out. The results obtained show that the designed sub circuits are suitable for multiplying DAC implementation.

Keywords - Multiplying DAC, Artificial Neural Networks, Synapse

I. INTRODUCTION

VLSI neural networks are becoming more popular because of providing real-time solutions to many real world problems [1]. The Artificial Neural Networks (ANNs) are inspired by biological learning systems.

Typically a human brain consists of 10^{11} neurons each with an average of 10^3 to 10^4 connections. It indicates that the computing speed of the brain is said to be the parallel and distributed computing performed by the neurons. The communication between neurons through synapse is very complicated chemical process where in specific transmitter substances are released from sending side of the synapse [2].

Neural Networks are built of very complex network of web of neurons which are interconnected to each other. The first artificial neuron was the

Threshold Logic Unit (TLU) proposed by Warren McCulloch and Walter Pitts in 1943.

They are two critical issues in analog neural networks they are weight storage and multiplication [3]. The multiplication plays very vital role in realizing a neural network and this is commonly known as "synapse". Their role is to multiply an input current with binary coded digital weights as shown in fig: 1. several research attempts to implement synapses. Some use numeric implementation whereas others use analog circuit. Each is having its own advantage and disadvantage. Numeric multipliers are used where high accuracy is needed and analog multipliers are used where an efficient area and high frequency is needed [2].

Storage of weights can do by either analog or digital circuit techniques. Analog weight storage is




Fig 1: An Artificial Neuron

$$\text{Out} = \sum_{i=1}^n x_i w_i \quad (1)$$

Where

x_i = input currents ;
 w_i = digital weights.

typically implemented by storing charge on a capacitor. This charge must be refreshed periodically and therefore requires additional programming

circuitry that is constantly operating. The floating-gate synapses offer an alternative to capacitive analog memory, but require special high-voltage programming circuitry on chip. Furthermore, additional feedback circuitry is usually required for accurate programming. These analog memories have an advantage of small layout area [3].

Digital weight storage has been less popular, but it has the advantage of a simple programming interface. Digital weights can be stored in all of the familiar digital memory structures: DRAM, SRAM, or EEPROM. Since all computation is performed in the analog domain, digital weights must be converted to analog signals through the use of DACs [4]. However, efficient weight storage and multiplication are important design challenges which must be addressed in analog neural network implementations.

In this paper we described a synapse circuit that integrates the weight storage and multiplication into single, compact Multiplying Digital-to-Analog Converter (MDAC) circuit.

2. MDAC Synapse

Ryan and D. Beer proposed MDAC synapse with compact current-mode circuit which multiplies an input current by a digital weight [3].




Fig 2: Circuit diagram of 5-bit R-2R PMOS MDAC [3]

The circuit diagram of R-2R PMOS based MDAC is shown in Fig 2. The operation of the circuit is based

on the familiar R-2R resistive current divider. Here PMOS transistors are used in place of poly-silicon resistors to save chip area [3].

Vittoz and Arreguit introduced the concept of a pseudo Ohm's law for MOSFETs. Simply stated, a Network of MOSFETs sharing the same gate voltage is linear with respect to currents but not voltages. Further, the current through each transistor is determined only by its geometry. This allows one to borrow resistive current division networks and incorporate them directly into VLSI circuits without using large resistors [5].

The widths and lengths of each transistor are identical. The pseudo-resistance of a MOS transistor is determined only by its width-to-length ratio. The pseudo-resistance of each transistor is denoted by R. The specific value of R is not important. The 2R 'resistance' is provided by series combination of the switching transistor (M_{SWxa} or M_{SWxb}) and the branch transistor (M_{Bx}).

Note that, here each branch at a time only one switching transistor will "ON", because the pair is driven with complementary signals. Therefore, each downward branch of the ladder provides a 'resistance' of 2R to ground. Negative weights are realized by directing the output current of the MDAC into an NMOS current mirror, reversing the current flow. An additional set of switching transistors controlled by a digital input, SSIGN, is used to direct the output of the MDAC either through an NMOS mirror or directly to the output node

$$I_{OUT} = D * I_{IN} \quad (1)$$

$$D = (-1)^{SSIGN} \sum_{i=0}^3 \frac{S_i}{2^i} \quad (2)$$

From equation (2) it is clear that weight magnitudes are always less than one. So additional current gain may be added before or after the MDAC circuit if larger weights are desired. This is accomplished by increasing the size of the current mirror supplying I_{IN} [3].

3. Design and Analysis of Sub Circuits for Multiplying DAC

The R-2R ladder MDAC is composed of an R-2R ladder network that performs as a current divider with the function the same as the weighted current sources play in the weighted current steering MDAC.




Fig 3: Wilson based 4bit Weighted Current steering MDAC

In this paper we design current reference circuit, differential amplifier and Op-Amp for MDAC. The Wilson based 4bit weighted current steering MDAC circuit is shown in Fig 3. In this circuit the transistors M1 – M16 acting as current reference circuit which was formed by cascading of no of Wilson current mirrors. The width and length of each transistors used for the reference circuit is given in Table (1),the transistors M17 – M25 is acting as NMOS based current steering circuit and M26– M34 is acting as

PMOS based current steering circuit. The widths and currents that flow in each branch of NMOS current steering circuit are given in the Table 2. From the table we can understand the current doubles by doubling the geometric widths of successive transistors. The transistors M21 – M24 is used here is to assign the binary weights S0, S1, S2, S3 and M25 acting as load resistor to measure the total currents for different binary weights. The currents for different weights are practically measured and given in the Table 3 and its graph is given in Fig 7. When S0 S1 S2 S3= 0011 the total current at M25 is 18.99 μ A. similarly for S0 S1 S2 S3 =1010 current is 63 μ A. The output wave forms are shown in fig 5 and Fig 6.




Fig 4: 4bit Weighted Current steering MDAC

Table 1: Widths and Lengths of Current Reference Circuit

Transistor NO	Width	Length
M1- M8 (PMOS)	24 mm	0.36 μ m
M9- M16(NMOS)	5.5 mm	0.36 μ m

Table 2: Measured currents for different widths

Transistor NO	Width	Length	Current (Amp)
M17	0.822 mm	0.36 μm	50.436 μ
M18	0.411 mm	0.36 μm	25.218 μ
M19	0.205 mm	0.36 μm	12.609 μ
M20	0.102 mm	0.36 μm	6.3045 μ

Table 3: Output Current for Different Binary Weights

W	S0 S1 S2 S3	Total Current(amp)
0	0 0 0 0	0
1	0 0 0 1	6.3045 μ
2	0 0 1 0	12.609 μ
3	0 0 1 1	18.99 μ
4	0 1 0 0	25.218 μ
5	0 1 0 1	31.522 μ
6	0 1 1 0	37.827 μ
7	0 1 1 1	44.131 μ
8	1 0 0 0	50.436 μ
9	1 0 0 1	56.740 μ
10	1 0 1 0	63.045 μ
11	1 0 1 1	69.349 μ
12	1 1 0 0	75.654 μ
13	1 1 0 1	81.958 μ
14	1 1 1 0	88.263 μ
15	1 1 1 1	94.567 μ




Fig 5: Total current 18.99 μA for S0 S1 S2 S3 = 0011




Fig 6: Total current 63 μA for S0 S1 S2 S3 = 1010




Fig 7: Measured Current Response for Different Binary Weights.




Fig 8: Differential Amplifier Circuit and Its Layout

The block *tan* in is the final schematic for neural architecture. Differential amplifier when design to work in sub-threshold region acts as neuron activation function. To understand this considers a simple differential pair. Now the currents in sub-threshold region are given in equation (3) and assuming source and base to shorted and both transistors have same W/L

$$I_{ds} = I_0 e^{q[V_g - nV_s] / nKT} \quad (3)$$

$$I_{out} = I_s I_e \frac{1 - e^{-\frac{q(V_2 - V_1)}{2nKT}}}{1 + e^{-\frac{q(V_2 - V_1)}{2nKT}}} \quad (4)$$

Thus

$$I_{out} = I_s I_e \tanh\left(\frac{q(V_2 - V_1)}{2nKT}\right) \quad (5)$$

Equation (5) proves the functionality of the differential amplifier as a *tan* sigmoid function generator. As is evident from equation (5) I_{out} is the combination of bias current and the voltage input. Thus this can also be used as a multiplier when one input is current and the other is voltage. [6]

The DA circuit and its layout are shown in Fig 8 and its transient response is given Fig 9.




Fig 9: Transient response of Differential Amplifier




Fig 10: Op- Amplifier Test-bench

The op-amp plays very important role in neural network based image compression it used as voltage follower, adder etc. Designed Op- Amp as shown in Fig 10 that provides an open -loop gain of 40.972dB. The op-amp layout, Transient response

and its gain is shown Fig 11- Fig 12.




Fig 11: Op- Amplifier layout





Fig12: Output response of Op-Amplifier

CONCLUSION:

The design and analysis has been carried out in Cadence Virtuoso and HSPICE.

- (a) Designed current reference circuit that takes 16 transistors and produces a maximum current for design 4-bit current steering

- (b) circuit is 94.567 μ A when all the binary weights are high.
- (c) The area occupied by DA is 85.355 μ m² and its power dissipation is 58.29pW.
- (d) The op-amp area is 1187.56 μ m², power dissipation is 41.836mW and its gain is 40.972dB.

So finally the results of designed sub-circuits like DA, current reference and Op-Amps are suitable for implementation of Multiplying DAC for neural network based image compression and decompression.

REFERENCES

- [1] Sujith Sudarshan and Santosh.K “MDAC Synapse-Neuron for Analog Neural Networks” *IJANP*, Volume: 02, 2010
- [2] S. Venkatesh and P. Cyril Prasanna Raj, “Analog VLSI Implementation of Noval Hybrid Neural Network Multiplier Architecture” *SASTECH Journal*, vol.7, pp (61-66), Sep 2008
- [3] Ryan J.Kier and Randall D.Beer “An MDAC Synapse for Analog Neural Networks” *IEEE proc. circuit and system*, vol.5, pp (752-755), 23rd-26th May 2004.
- [4] G.Cauwenburghs “An analog VLSI recurrent neural network learning a continuous-time trajectory,” *IEEE Trans. Neural Networks*, 7:346:361, Mar. 1997.
- [5] E. A. Vittoz and X. Arreguit, “Linear networks based on transistors,” *Electron. Lett.*, **20**: 297–299, 1993.
- [6] P. Cyril Prasanna Raj and S.L pinjare “Design and analog vlsi implementation of neural network architecture for signal processing” *EJSR*, ISSN 1450-216X Vol.27 No. 2(2009), pp.199-126.

Author’s Profile:



K. Satyanarayana Vittal was born in 1987 at Bapatla, Guntur (Dist.), A.P, India. He received the B.Tech degree in Electronics & communications Engineering from Jawaharlal Nehru Technological University in 2008. Presently he is pursuing M.Tech (VLSI) in K L University. His research interests include Analog design and Low power design.



Dr. P. Cyril Prasanna Raj holds a bachelor degree from S.J.C.E, Mysore and M.Tech in K.R.E.C, Surathkal and a Doctorate from the Coventry University, UK in Analog circuits for signal processing applications. Currently he is Professor and Head of M. S. Ramaiah School of Advanced studies, Karnataka.



Pillem. Ramesh was born in 1982 at krishna district of Andhra Pradesh state, india. He completed Post Graduation in VLSI System Design from SITAMS, Chittoor, JNTU, Hyderabad. Presently he is working as Asst.Professor in K. L. University. His interested areas are Analog VLSI circuits and NANO CMOS.



Venkata Aravind Bezawada was born in A.P,India. He received the B.Tech degree in Electronics & communications Engineering from Jawaharlal Nehru Technological University in 2009. Presently he is pursuing M.Tech VLSI Design in K L University. His research interests include VLSI Physical Design, Low Power Design.



Dr. Fazal Noorbasha was born on 29th April 1982. He received his, B.Sc.Degree in Electronics Sciences from BCAS College, Bapatla, Guntur, A.P. Affiliated to the Acharya Nagarjuna University, Guntur, Andhra Pradesh, India, in 2003, M.Sc. Degree in Electronics Sciences from the Dr. HariSingh Gour University, Sagar, Madhya Pradesh, India, in 2006, M.Tech. Degree in VLSI Technology, from the North Maharashtra University, Jalgaon, Maharashtra, INDIA in 2008, and Ph.D