Rajeev Kumar, Poonam Chauhan, Mandeep Singh Saini/ International Journal of Engineering
Research and Applications (IJERA)ISSN: 2248-9622www.ijera.comVol. 2, Issue 3, May-Jun 2012, pp. 171-173Design of High Performance & Low Power Up Down Counter on FPGA

Rajeev Kumar¹, Poonam Chauhan² Mandeep Singh Saini

Assistant Professor, Deptt of ECE, IITT College, Punjab Assistant Professor, Deptt of EIE, IITT College, Punjab Assistant Professor, Deptt of ECE, IITT College, Punjab

Abstract

Counters are the basic building block in embedded system design. Counters are used for counting purpose. Similarly it is used for frequency division.Counters are the Sequential Circuits in which the output depends upon the previous as well as present input.

Basically counters are classified in two categories one is Asynchronous Counter and another is Synchronous Counter. The operation of the counter is depending upon the clock which is a timing signal. Clock is required to change the state of the counter i.e. triggering. For high speed (fast response) clock is taken as negative edge triggered. Counters are designed using flip flops that are the basic storage elements in digital design. A sequential circuit is the combination of Combinational circuit and Memory. The present input is stored in combinational circuit and the previous input is stored in memory. There are various types of counters such as Ripple Counter, Up Counter, Down Counter, Johnson Counter and Synchronous Counter. Here we present the design of 64bit up down counter & implementation is done on FPGA.

Keywords: Combinational Circuit, Sequential Circuit, Clock, Memory, FPGA

Architecture Design

In the present design clk, clr, up_down is the input and q is the 64bit output of the counter.



clk is taken as negative edge triggered. When clr is at logic 1 then counter is cleared i.e. it count 0.When clr is at logic 0 and up_down is 0 then it act as the up counter. On the other hand if up_down is 1 then it act as down counter.

Now to check the functionality simulation is done on Modelsim-Altera 6.4a (Quartus 2 9.0).Synthesis is done on Xilinx ISE 9.2i.Now implementation is done on various FPGA to achieve high performance & low power consumption.

Simulation Result

🐓 (o_donick 🐓 (o_donick	51 51	5	JU	Л	JU	JU	JU	JU	JU	JU	JU	JU	JU	JJ
👌 ją domią dom	91													
04 ja_domia		Ŋ.,	<u>0. þ.</u>	<u>h. h.</u>	<u>n. n.</u>	<u>0.)</u> .	<u>)1. (1</u> .	<u>h. h.</u>	<u>h.</u> h.	<u>)ı jı.</u> .	<u>0. ji</u> .	<u>h.</u> h.)1 [1	N.(1.

Synthesis

To generate the gate level netlist synthesis is done on Xilinx ISE 9.2i.So that the design becomes technology specific. Now synthesis is done on various FPGA. After synthesis the results obtained are given in the following table.

FPGA	Spart	Spart	Spar	Virte	Virte	Virte	
Туре	an2	an3	tan3	x E	x5	x2	
		1	Α			Pro	
Speed	118.7	148.2	141.6	152.0	387.9	219.5	
	36M	04M	0MH	91M	13M	75M	
	Hz	Hz	Z	Hz	Hz	Hz	
Setup	13.91	9.218	9.015	10.04	3.095	6.125	
Time	7ns	ns	ns	1ns	ns	ns	
Hold	8.189	6.280	5.271	5.967	2.531	3.340	
Time	ns	ns	ns	ns	ns	ns	
Gate	8.189	6.280	5.271	5.967	2.531	3.340	
Delay	ns	ns	ns	ns	ns	ns	
Net	6.849	5.535	4.891	5.047	2.288	2.962	
Delay	ns	ns	ns	ns	ns	ns	
Power	7mw	16mw	16m	7mw	267m	15mw	
Consu			w		W		
mptio							
n							
Gate	1409	1412	1412	1412	1409	1412	
Count							

Final implementation is done on Virtex2 Pro FPGA .After synthesis speed are 219.575MHz & Power Consumption is 15mw.After simulation clock latency is 1 & clock load is 64. **RTL Schematic**

Rajeev Kumar, Poonam Chauhan, Mandeep Singh Saini/International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 3, May-Jun 2012, pp. 171-173



For synthesis xc2vp2-5fg256 package is used.

Rajeev Kumar, Poonam Chauhan, Mandeep Singh Saini/International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 3, May-Jun 2012, pp. 171-173

Speed/Power Consumption



So Virtex2pro FPGA is required for high performance and low power consumption. In future architecture should be implemented for low chip area. And the count width can be increased from 64bit to 128bit.

Reference

- M.E. Litvin & S.Mourad-Self- reset logic for fast arithmetic applications, IEEE Transactions on Very Large Scale integration Systems, vol. 13, no.4, pp.462-475, 2005.
- [2] M.Morris Mano, Computer System Architecture, Prentice Hall, India, 2003
- [3] Charles H.Roth, Jr, Digital System Design by Using VHDL, PWS Publishing Company, 1998
- [4] Deutsch, L.J., and Lahmeyer, C.R., "A Systolic Architecture for the Correlation and Accumulation of Digital Sequences,"TDA Progress Report, 42-85, Jet Propulsion Laboratory, Pasadena, Calif., 62-68, January-March 1986.
- [5] M.Benmohammed and K.Polen, "The Application of HLS Techniques for the Generation of Pipelined Microcontrollers", Proceeding of the 7th IEEE International Conference on Electronic, Circuits and Systems ICECS2K, Dec.17-20, 2000, Beyrouth, Liban, pp. 992-997.