

## Design of High Performance & Low Power Up Down Counter on FPGA

Rajeev Kumar<sup>1</sup>, Poonam Chauhan<sup>2</sup>  
 Mandeep Singh Saini

Assistant Professor, Deptt of ECE, IITT College, Punjab  
 Assistant Professor, Deptt of EIE, IITT College, Punjab  
 Assistant Professor, Deptt of ECE, IITT College, Punjab

### Abstract


Counters are the basic building block in embedded system design. Counters are used for counting purpose. Similarly it is used for frequency division. Counters are the Sequential Circuits in which the output depends upon the previous as well as present input.

Basically counters are classified in two categories one is Asynchronous Counter and another is Synchronous Counter. The operation of the counter is depending upon the clock which is a timing signal. Clock is required to change the state of the counter i.e. triggering. For high speed (fast response) clock is taken as negative edge triggered. Counters are designed using flip flops that are the basic storage elements in digital design. A sequential circuit is the combination of Combinational circuit and Memory. The present input is stored in combinational circuit and the previous input is stored in memory. There are various types of counters such as Ripple Counter, Up Counter, Down Counter, Johnson Counter and Synchronous Counter. Here we present the design of 64bit up down counter & implementation is done on FPGA.

**Keywords:** Combinational Circuit, Sequential Circuit, Clock, Memory, FPGA

### Architecture Design


In the present design clk, clr, up\_down is the input and q is the 64bit output of the counter.



clk is taken as negative edge triggered. When clr is at logic 1 then counter is cleared i.e. it count 0. When clr is at logic 0 and up\_down is 0 then it act as the up counter. On the other hand if up\_down is 1 then it act as down counter.

Now to check the functionality simulation is done on Modelsim-Altera 6.4a (Quartus 2 9.0). Synthesis is done on Xilinx ISE 9.2i. Now implementation is done on various FPGA to achieve high performance & low power consumption.

### Simulation Result




### Synthesis

To generate the gate level netlist synthesis is done on Xilinx ISE 9.2i. So that the design becomes technology specific. Now synthesis is done on various FPGA. After synthesis the results obtained are given in the following table.


FPGA Type	Spartan2	Spartan3	Spartan3A	Virtex E	Virtex5	Virtex2 Pro
Speed	118.736M Hz	148.204M Hz	141.60M Hz	152.091M Hz	387.913M Hz	219.575M Hz
Setup Time	13.917ns	9.218ns	9.015ns	10.041ns	3.095ns	6.125ns
Hold Time	8.189ns	6.280ns	5.271ns	5.967ns	2.531ns	3.340ns
Gate Delay	8.189ns	6.280ns	5.271ns	5.967ns	2.531ns	3.340ns
Net Delay	6.849ns	5.535ns	4.891ns	5.047ns	2.288ns	2.962ns
Power Consumption	7mw	16mw	16mw	7mw	267mw	15mw
Gate Count	1409	1412	1412	1412	1409	1412

Final implementation is done on Virtex2 Pro FPGA. After synthesis speed are 219.575MHz & Power Consumption is 15mw. After simulation clock latency is 1 & clock load is 64.


### RTL Schematic




**Technology Schematic**




**Chip Floorplan**



**Chip Design**




For synthesis xc2vp2-5fg256 package is used.




**Results & Discussion**

**Speed**




Virtex5 provides the highest speed of 387.913MHz.

**Power Consumption**



Here Spartan2 FPGA consumes 7mW power which is the lowest value.

**Speed/Power Consumption**



So Virtex2pro FPGA is required for high performance and low power consumption. In future architecture should be implemented for low chip area. And the count width can be increased from 64bit to 128bit.

### Reference

- [1] M.E. Litvin & S.Mourad-Self- reset logic for fast arithmetic applications, IEEE Transactions on Very Large Scale integration Systems, vol. 13, no.4, pp.462-475, 2005.
- [2] M.Morris Mano, Computer System Architecture, Prentice Hall, India, 2003
- [3] Charles H.Roth, Jr, Digital System Design by Using VHDL, PWS Publishing Company, 1998
- [4] Deutsch, L.J., and Lahmeyer, C.R., "A Systolic Architecture for the Correlation and Accumulation of Digital Sequences,"TDA Progress Report, 42-85, Jet Propulsion Laboratory, Pasadena, Calif., 62-68, January-March 1986.
- [5] M.Benmohammed and K.Polen, "The Application of HLS Techniques for the Generation of Pipelined Microcontrollers",Proceeding of the 7<sup>th</sup> IEEE International Conference on Electronic, Circuits and Systems ICECS2K, Dec.17-20, 2000, Beyrouth, Liban, pp. 992-997.