

Energy and Area efficient Carry Select Adder on a reconfigurable hardware

P.Sreenivasulu¹, Dr. K.Srinivasa Rao², Malla Reddy³ Dr.A.Vinay Babu⁴

¹Assistant Professor of ECE, Dr.S.G.I.E.T, MARKAPUR, Prakasam Dist., A.P, INDIA

²Principal & Professor of ECE, T.R.R College of Engineering, Inole, Patancheru, HYDERABAD, A.P, INDIA

³M.Tech Student, SGIET, Markapur, Prakasam Dist, A.P, INDIA

⁴Director of Admissions and Professor of CSE, JNTUH, Kukatpally, Hyderabad, A.P, INDIA

Abstract— Carry Select Adder (CSLA) is one of the high speed adders used in many computational systems to perform fast arithmetic operations. From the structure of the CSLA, it is clear that there is scope for reducing the gate count and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the logic resources and power of the CSLA. Based on this modification square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced resource utilization and power as compared with the regular SQRT CSLA. This work evaluates the performance of the proposed designs in terms of delay, area, power, and their products by hand with logical effort and through programmable logic design technology. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.

Keywords— Field programmable Gate Array (FPGA), CSLA, reconfigurable hardware, area-efficient, energy efficient.

I. INTRODUCTION

Design of high speed, low power, less area data path logic systems are one of the most challenging areas of research in IC design. In digital adders, the speed of operation is restricted by the time required to flow a carry through the adder. The sum for each bit position in a basic adder is generated sequentially only after the previous bit position has been added and a carry propagated into the next position.

The CSLA is used in many processors to alleviate the issue of propagation delay by generating multiple carries independently and then select a carry to generate the sum [1]. As CSLA uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input $c_{in}=0$ and $c_{in}=1$, then the final sum and carry are selected by the multiplexers it is considered to be area inefficient.

The primary idea of this work is to use Binary to Add-1 Encoder (BA1E) instead of RCA with $c_{in}=1$ in the regular

CSLA to achieve low device utilization and power consumption [2]–[4]. The main advantage of this (BA1E) logic comes from the lesser number of logic gates than the n -bit Full Adder (FA) structure. The details of the (BA1E) logic are discussed in Section III.

This brief is structured as follows. Section II deals with the delay and area evaluation methodology of the basic adder blocks. Section III presents the detailed structure and the function of the (BA1E) logic. The SQRT CSLA has been chosen for comparison with the proposed design as it has a more balanced delay, and requires lower power and area [5], [6]. The delay and area evaluation methodology of the regular and modified SQRT CSLA are presented in Sections IV and V, respectively. The FPGA implementation details and results are analyzed in Section VI. Finally, the work is concluded in Section VII.





Fig. 1. Delay and Area evaluation of an XOR gate.

TABLE I
 DELAY AND AREA COUNT OF THE BASIC BLOCKS OF CSLA

Adder blocks	Delay	Area
XOR	3	5
2:1 Mux	3	4
Half adder	3	6
Full adder	6	13



together with the mux. One input of the 8:4 mux gets as it input (B3, B2, B1, and B0) and another input of the mux is the BA1E output. This produces the two possible partial results in parallel and the mux is used to select either the BA1E output or the direct inputs according to the control signal C_{in} . The importance of the BA1E logic stems from the large silicon area reduction when the CSLA with large number of bits are designed. The Boolean expressions of the 4-bit BA1E is listed as (note the functional symbols ~ NOT, & AND, ^XOR)

$$\begin{aligned}
 X_0 &= B_0 \\
 X_1 &= B_1 \wedge B_0 \\
 X_2 &= B_2 \wedge (B_0 \& B_1) \\
 X_N &= B_N \wedge (B_0 \& B_1 \& B_2 \dots \& B_{N-1})
 \end{aligned}$$


B[3:0]	X[3:0]
0000	0001
0001	0010
⋮	⋮
1110	1111
1111	0000

II. DELAY AND AREA EVALUATION METHODOLOGY OF THE BASIC ADDERS

The AND, OR, and Inverter (AOI) implementation of an XOR gate is shown in Fig. 1. The gates between the dotted lines are performing the operations in parallel and the numeric representation of each gate indicates the delay contributed by that gate. The delay and area evaluation methodology considers all gates to be made up of AND, OR, and Inverter, each having delay equal to 1 unit and area equal to 1 unit. We then add up the number of gates in the longest path of a logic block that contributes to the maximum delay. The area evaluation is done by counting the total number of AOI gates required for each logic block. Based on this approach, the CSLA adder blocks of 2:1 mux, Half Adder (HA), and FA are evaluated and listed in Table I.

III. B1AE

As stated above the main this work is to use BA1E instead of the RCA with $c_{in}=1$ in order to reduce the area and power consumption of the regular CSLA. To replace the n -bit RCA, an $n+1$ bit BA1E is required. A structure and the function table of a 4-b BA1E are shown in Fig. 2 and Table II, respectively. Fig. 3 illustrates how the basic function of the CSLA is obtained by using the 4-bit BA1E



III. DELAY AND AREA EVALUATION METHODOLOGY OF REGULAR 16-B SQRT CSLA

The structure of the 16-b regular SQRT CSLA is shown in Fig. 4. It has five groups of different size RCA. The delay and area evaluation of each group are shown in Fig. 5, in which the numerals within [] specify the delay values, e.g., sum2 requires 10 gate delays. The steps leading to the evaluation are as follows.

- 1) The group2 [see Fig. 5(a)] has two sets of 2-b RCA. Based on the consideration of delay values of Table I, the arrival time of selection input $c1$ [time (t) = 7] of 6:3 mux is earlier than $s3$ [$t = 8$] and later than $s2$ [$t = 6$]. Thus, $sum3$ [$t = 11$] is summation of $s3$ and mux [$t = 3$] and $s2$ [$t = 10$] is summation of $c1$ and mux .
- 2) Except for group2, the arrival time of mux selection input is always greater than the arrival time of data outputs from the RCA's. Thus, the delay of group3 to group5 is determined, respectively as follows:

TABLE III
 DELAY AND AREA COUNT OF REGULAR Sqrt CSLA GROUPS

Group	Delay	Area
Group2	11	57
Group3	13	87
Group4	16	117
Group5	19	147

$$\{c6, sum [6:4]\} = c3 [t = 10] + mux$$

$$\{c10, sum [10:7]\} = c6 [t = 13] + mux$$

$$\{cout, sum [15:11]\} = c10 [t = 16] + mux$$




Fig. 4. Regular 16-b Sqrt CSLA.

TABLE IV
 DELAY AND AREA COUNT OF MODIFIED Sqrt CSLA

Group	Delay	Area
Group2	13	43
Group3	16	61
Group4	19	84
Group5	22	107

- 3) The one set of 2-b RCA in group2 has 2 FA for $c_{in}=1$ and the other set has 1 FA and 1 HA for $c_{in}=0$. Based on the area count of Table I, the total number of gate counts in group2 is determined as follows:

$$\text{Gate count} = 57 \text{ (HA + FA + Mux)}$$

$$\text{FA} = 39 \text{ (3 * 13)}$$

$$\text{HA} = 6 \text{ (1 * 6)}$$

$$\text{Mux} = 12 \text{ (3 * 4)}$$

- 4) Similarly, the estimated maximum delay and area of the other groups in the regular Sqrt CSLA are evaluated and listed in Table III.




Fig. 5. Delay and area evaluation of regular Sqrt CSLA: (a) group2, (b) group3, (c) group4, and (d) group5. F is a Full Adder.




Fig. 6. Modified 16-b Sqrt CSLA. The parallel RCA with $C_{in} = 1$ is replaced with BEC.

V. DELAY AND AREA EVALUATION METHODOLOGY OF MODIFIED 16-B Sqrt CSLA

The structure of the proposed 16-b Sqrt CSLA using BA1E for RCA with $c_{in}=1$ to optimize the area and power is shown in Fig. 6. We again split the structure into five groups. The delay and area estimation of each group are shown in Fig. 7. The steps leading to the evaluation are given here.

1) The group2 [see Fig. 7(a)] has one 2-b RCA which has 1 FA and 1 HA for $c_{in}=0$. Instead of another 2-b RCA with $c_{in}=1$ a 3-b BA1E is used which adds one to the output from 2-b RCA. Based on the consideration of delay values of Table I, the arrival time of selection input $c1$ [$time(t) = 7$] of 6:3 mux is earlier than the $s3$ [$t = 9$] and $c3$ [$t = 10$] and later than the $s2$ [$t = 4$]. Thus, the sum3 and final $c3$ (output from mux) are depending on $s3$ and mux and partial $c3$ (input to mux) and mux, respectively. The sum2 depends on $c1$ and mux.




Fig. 7. Delay and area evaluation of modified Sqrt CSLA: (a) group2, (b) group3, (c) group4, and (d) group5. H is a Half Adder.

2) For the remaining group's the arrival time of mux selection input is always greater than the arrival time of data inputs from the BA1E's. Thus, the delay of the remaining groups depends on the arrival time of mux selection input and the mux delay.

3) The area count of group2 is determined as follows:

$$\begin{aligned} \text{Gate count} &= 43 \text{ (HA + FA + Mux + B1AE)} \\ \text{FA} &= 13 \text{ (1 * 13)} \\ \text{HA} &= 6 \text{ (1 * 6)} \\ \text{Mux} &= 12 \text{ (3 * 4)} \end{aligned}$$

AND = 1
NOT = 1
XOR = 10 (2*5)

4) Similarly, the estimated maximum delay and area of the other groups of the modified SQRT CSLA are evaluated and listed in Table IV.

Comparing Tables III and IV, it is clear that the proposed modified SQRT CSLA saves 113 gate areas than the regular SQRT CSLA, with only 11 increases in gate delays. To further evaluate the performance, we have resorted to FPGA implementation and simulation.

VI. FPGA IMPLEMENTATION RESULTS

The design proposed in this paper has been developed using VHDL and synthesized in Xilinx ISE 9.2i. Table V exhibits the simulation results of both the CSLA structures in terms of delay, area and power. The area indicates the total cell area of the design and the total power is sum of the leakage power, internal power and switching power.

VII. CONCLUSION

A simple approach is proposed in this paper to reduce the area and power of SQRT CSLA architecture. The reduced number of gates of this work offers the great advantage in the reduction of area and also the total power. The compared results show that the modified SQRT CSLA has a slightly larger delay (only 3.76%), but the area and power of the modified SQRT CSLA are significantly reduced by 17.4% and 15.4% respectively. The power-delay product and also the area-delay product of the proposed design show a decrease for 16-, 32-, and 64-b sizes which indicates the success of the method and not a mere tradeoff of delay for power and area. The modified CSLA architecture is therefore, low area, low power, simple and efficient for VLSI hardware implementation.

REFERENCES

- [1] O. J. Bedrij, "Carry-select adder," *IRE Trans. Electron. Compute.*, pp.340–344, 1962.
- [2] B. Ramkumar, H.M. Kittur, and P. M. Kannan, "ASIC implementation of modified faster carry save adder," *Eur. J. Sci. Res.*, vol. 42, no. 1, pp.53–58, 2010.
- [3] T. Y. Ceiang and M. J. Hsiao, "Carry-select adder using single ripple carry adder," *Electron. Lett.*, vol. 34, no. 22, pp. 2101–2103, Oct. 1998.
- [4] Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area," *Electron. Lett.*, vol. 37, no. 10, pp. 614–615, May 2001.
- [5] J. M. Rabaey, *Digital Integrated Circuits—A Design Perspective*. Upper Saddle River, NJ: Prentice-Hall, 2001.

- [6] Y. He, C. H. Chang, and J. Gu, "An area efficient 64-bit square root carry-select adder for lowpower applications," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2005, vol. 4, pp. 4082–4085.