

Enhancement Interline Power Quality Using MC-UPQC with Artificial Neural Network Technique

K DURGA SYAM PRASAD¹, DR.CH. SAI BABU², SUSHMA YADLAPALLI³, K.SRAVANTHI⁴,

¹Associate. Professor, Department Of EEE, HOD, Vitam College Of Engineering, Visakhapatnam- 530 045

²Professor, HOD, Department Of EEE, JNTUK College Of Engineering, Visakhapatnam- 530 045

³PG Student, Department Of EEE., Vitam College Of Engineering, Visakhapatnam- 530 045

⁴Assistance Professor, Department Of EEE, Visakha College Of Engineering, Visakhapatnam- 530 045

Abstract:- This paper presents a new unified power-quality conditioning system (MC-UPQC), capable of simultaneous compensation for voltage and current in multibus/multifeeder systems. In this configuration, one shunt voltage-source converter (shunt VSC) and two or more series VSCs exist. The system can be applied to adjacent feeders to compensate for supply-voltage and load current imperfections on the main feeder and full compensation of supply voltage imperfections on the other feeders. In the proposed configuration, all converters are connected back to back on the dc side and share a common dc-link capacitor. Therefore, power can be transferred from one feeder to adjacent feeders to compensate for sag/swell and interruption. The performance of the MC-UPQC as well as the adopted control algorithm is illustrated by simulation. The present work study the compensation principle and different control strategies used here are based on PI & ANN Controller of the MC-UPQC in detail. The results obtained in MATLAB/PSCAD on a two-bus/two-feeder system show the effectiveness of the proposed configuration.

Index Terms- power quality (PQ) unified power-quality conditioner (UPQC), voltage-source converter (VSC), Artificial neural network-ANN.

I. INTRODUCTION

With increasing applications of nonlinear and electronically switched devices in distribution systems and industries, power-quality (PQ) problems, such as harmonics, flicker, and imbalance have become serious concerns. In addition, lightning strikes on transmission lines, switching of capacitor banks, and various network faults can also cause PQ problems, such as transients, voltage sag/swell, and interruption. On the other hand, an increase of sensitive loads involving digital electronics and complex process controllers requires a pure sinusoidal supply voltage for proper load operation [1].

In order to meet PQ standard limits, it may be necessary to include some sort of compensation. Modern solutions can be found in the form of active rectification on a active filtering [2]. A shunt active power filter is suitable for the suppression of negative load influence on the supply network, but if there are

supply voltage imperfections, a series active power filter may be needed to provide full compensation [3].

In recent years, solutions based on flexible ac transmission systems (FACTS) have appeared. The application of FACTS concepts in distribution systems has resulted in a new generation of compensating devices. A unified power-quality conditioner (UPQC) [4] is the extension of the unified power-flow controller (UPFC) [5] concept at the distribution level. It consists of combined series and shunt converters for simultaneous compensation of voltage and current imperfections in a supply Feeder [6]-[8]. Recently, multiconverter (FACTS) devices, such as interline power-flow controller (IPFC) [9] and the generalized unified power-flow controller (GUPFC) [10] are introduced. The aim of these devices is to control the power flow of multilines or a sub network rather than control the power flow of a single line by, for instance, a UPFC.

When the power flows of two lines starting in one substation need to be controlled, an interline power flow controller (IPFC) can be used. An IPFC consists of two series VSCs whose dc capacitors are coupled. This allows active power to circulate between the VSCs. With this configuration, two lines can be controlled simultaneously to optimize the network utilization.

This concept can be extended to design multi-converter configurations for PQ improvement in adjacent feeders. For example, the interline unified power-quality conditioner (IUPQC), which is the extension of the IPFC concept at the distribution level, has been proposed in [11]. The IUPQC consists of one series and one shunt converter. It is connected between two feeders to regulate the bus voltage of one of the feeders, while regulating the voltage across a sensitive load in the other feeder. In this configuration, the voltage regulation in one of the feeders is performed by the shunt-VSC. However, since the source impedance is very low, a high amount of current would be needed to boost bus voltage in case of a voltage sag/swell which is not feasible. It also has low dynamic performance because the dc-link capacitor voltage is not regulated.




Fig.1. Block diagram of MC_UPQC with STATCOM

In this paper, a new configuration of a UPQC called the multiconverter unified power quality conditioner (MC_UPQC) is presented. The system is extended by adding a series-VSC in an adjacent feeder. The proposed topology can be used for Simultaneous compensation of voltage and current imperfections both feeders by sharing power compensation capabilities between two adjacent feeders which are not connected. The system is also capable of compensating for interruptions without the need for a battery storage system and consequently without storage capacity limitations. The performance of the MC-UPQC as well as the adopted control algorithm is illustrated by simulation. The present work study the compensation principle and different control strategies used here are based on PI & ANN Controller of the MC-UPQC in detail. The results obtained in MATLAB/PSCAD on a two-bus/two-feeder system show the effectiveness of the proposed configuration.

II. PROPOSED MC-UPQC SYSTEM

A. Circuit configuration

The single-line diagram of a distribution system with an MC-UPQC is As shown in Fig. 1. In this figure two feeders connected to two different substations supply the loads L1 and L2 With STATCOM. The MC-UPQC is connected to two buses BUS1 and BUS2 with voltages of u_{t1} and u_{t2} , respectively. The shunt part of the MC-UPQC is also connected to load L1 with a current of i_{t1} . Supply voltages are denoted by u_{s1} and u_{s2} while load voltages are denoted by u_{l1} and u_{l2} . Finally, feeder currents are denoted by i_{s1} and i_{s2} and load currents are i_{l1} and i_{l2} .

Bus voltages u_{t1} and u_{t2} are distorted and may be subjected to sag/swell. The load L1 is a nonlinear/sensitive load which needs a pure sinusoidal voltage for proper operation while its current is no sinusoidal and contains harmonics. The load L2 is a sensitive/critical load which needs a purely sinusoidal voltage and must be fully protected against distortion, sag/swell, and interruption. These types of loads primarily include production industries and critical service providers, such as medical centers,

airports, or broadcasting centers where voltage interruption can result in service economical losses or human damages.




Fig.2 Typical Sim-link Block diagram MC-UPQC used in distribution system

B. MC-UPQC Structure

The internal structure of the MC-UPQC is shown in Fig. 2. It consists of three VSCs (VSC1, VSC2, and VSC3) which are connected back to back through a common dc-link capacitor. In the proposed configuration, VSC1 is connected in series with BUS1 and VSC2 is connected in parallel with load L1 at the end of Feeder1. VSC3 is connected in series with BUS2 at the Feeder2 end Each of the three VSCs in Fig. 2 is realized by a three-phase converter with a commutation reactor and high-pass output filter as shown in Fig. 3. The commutation reactor (L_f) and high-pass output filter (R_f, C_f) are connected to prevent the flow of switching harmonics into the power supply. As shown in




Fig.3 Schematic structure of a VSC

Fig. 2, all converters are supplied from a common dc-link capacitor and connected to the distribution system through transformer. Secondary (Distribution) sides of the series-connected transformers are directly connected in series with BUS1 and BUS2, and the secondary (distribution) side of the shunt-connected transformer is connected in parallel with load L1. The aims of the MC-UPQC shown in Fig. 2 are:

- 1) To regulate the load voltage (u_{l1}) against sag/swell and disturbances in the system to protect the nonlinear/sensitive load L1;
- 2) To regulate the load voltage (u_{l2}) against sag/swell, interruption and disturbances in the system to protect the sensitive/critical load L2;
- 3) To compensate for the reactive and harmonic components of nonlinear load current (i_{l1})

In order to achieve these goals, series VSCs (i.e., VSC1 and VSC3) operate as voltage controllers while the shunt VSC (i.e., VSC2) operates as a current controller.

C. Control Strategy

As shown in Fig. 2, the MC-UPQC consists of two series VSCs and one shunt VSC which are controlled independently. The switching control strategy for series VSCs and the shunt VSC are selected to be sinusoidal Pulse width-modulation (SPWM) voltage control and hysteresis current control, respectively. Details of the control algorithm, which are based on the $d-q$ method [12], will be discussed later.

Shunt-VSC: functions of the shunt-VSC are:

- 1) To compensate for the reactive component of the load L1 current;
- 2) To compensate for the harmonic components of the load current;
- 3) To regulate the voltage of the common dc-link capacitor.

The measured load current (i_{labc}) is transformed into the synchronous $dq0$ reference frame

$$\text{by using } i_{l,dq0} = T_{abc}^{dq0} i_{labc} \quad (1)$$




Fig. 4 shows the control block diagram for the shunt VSC.

where the transformation matrix is shown in (2).

$$T_{abc}^{dq0} = \begin{bmatrix} \cos(\omega t) & \cos(\omega t - 120^\circ) & \cos(\omega t + 120^\circ) \\ -\sin(\omega t) & -\sin(\omega t - 120^\circ) & -\sin(\omega t + 120^\circ) \\ \frac{2}{3} & \frac{1}{3} & \frac{1}{3} \end{bmatrix} \quad (2)$$

By this transformation, the fundamental positive-sequence component, which is transformed into dc quantities in the d and q axes, can be easily extracted by low-pass filters (LPFs). Also, all harmonic components are transformed into ac quantities with a fundamental frequency shift

$$i_{l,d} = \bar{i}_{l,d} + \hat{i}_{l,d} \quad (3)$$

$$i_{l,q} = \bar{i}_{l,q} + \hat{i}_{l,q} \quad (4)$$

Where $i_{l,d}, i_{l,q}$ are $d-q$ components of load current, $\bar{i}_{l,d}, \bar{i}_{l,q}$ are dc components, and $\hat{i}_{l,d}, \hat{i}_{l,q}$ are the ac components of $i_{l,d}$ and $i_{l,q}$.

If i_s is the feeder current and i_{pf} is the shunt VSC current and knowing $i_s = i_l - i_{pf}$, then $d-q$ components of the shunt VSC reference current are defined as follows:

$$i_{pf,d}^{ref} = \bar{i}_{l,d} \quad (5)$$

$$i_{pf,q}^{ref} = i_{l,q} \quad (6)$$

Consequently, the $d-q$ components of the feeder current are

$$i_{s,d} = \bar{i}_{l,d} \quad (7)$$

$$i_{s,q} = 0 \quad (8)$$

This means that there are no harmonic and reactive components in the feeder current. Switching losses cause the dc-link capacitor voltage to decrease. Other




Fig.5. Control block diagram of the series VSC

Disturbances, such as the sudden variation of the load, can also affect the dc link. In order to regulate the dc-link capacitor voltage, a proportional-integral (PI) controller is used as shown in Fig. 4. The input of the PI controller is the error between the actual capacitor voltage (u_{dc}) and its reference value (u_{dc}^{ref}). The output of the PI controller (i.e., Δi_{dc}) is added to the d component of the shunt-VSC reference current to form a new reference current as follows:

$$\begin{cases} i_{pf,d}^{ref} = \bar{i}_{l,d} + \Delta i_{dc} \\ i_{pf,q}^{ref} = i_{l,q} \end{cases} \dots\dots\dots(9)$$

As shown in Fig. 4, the reference current in(9) is then transformed back into the abc reference frame. By using PWM hysteresis current control, the output-compensating currents in each phase are obtained

$$i_{pf,abc}^{ref} = T_{dq0}^{abc} i_{pf,dq0}^{ref}; (T_{dq0}^{abc} = T_{abc}^{dq0-1}) \dots\dots (10)$$

Series-VSC: Functions of the series VSCs in each feeder are:

- 1) To mitigate voltage sag and swell;
- 2) To compensate for voltage distortion, such as harmonics;
- 3) To compensate for interruption (in Feeder2 only).

The control block diagram of each series VSC is shown in Fig. 5. The bus voltage ($u_{t,abc}$) is detected and then transformed

into the synchronous $dq0$ reference and then transformed into the synchronous $dq0$ reference frame using

$$u_{t,dq0} = T_{abc}^{dq0} u_{t,abc} = u_{t1p} + u_{t1n} + u_{t10} + u_{th} \dots\dots(11)$$

Where

$$\begin{cases} u_{t1p} = [u_{t1p_d} \ u_{t1p_q} \ 0]^T \\ u_{t1n} = [u_{t1n_d} \ u_{t1n_q} \ 0]^T \\ u_{t10} = [0 \ 0 \ u_{00}]^T \\ u_{th} = [u_{th_d} \ u_{th_q} \ u_{th_0}]^T \end{cases} \dots\dots(12)$$

u_{t1p} , u_{t1n} and u_{t10} are fundamental frequency positive-, negative-, and zero-sequence components, respectively, and u_{th} is the harmonic component of the bus voltage.

According to control objectives of the MC-UPQC, the load voltage should be kept sinusoidal with a constant amplitude even if the bus voltage is disturbed. Therefore, the expected load voltage in the synchronous $dq0$ reference frame ($u_{l,dq0}^{exp}$) only has one value

$$u_{l,dq0}^{exp} = T_{abc}^{dq0} u_{l,abc}^{exp} = \begin{bmatrix} u_m \\ 0 \\ 0 \end{bmatrix} \dots\dots(13)$$

Where the load voltage in the abc reference frame ($u_{l,abc}^{exp}$) is

$$u_{l,abc}^{exp} = \begin{bmatrix} u_m \cos(\omega t) \\ u_m \cos(\omega t - 120^\circ) \\ u_m \cos(\omega t + 120^\circ) \end{bmatrix} \dots\dots(14)$$

The compensating reference voltage in the synchronous $dq0$ reference frame ($u_{sf,dq0}^{ref}$) is defined as

$$u_{sf,dq0}^{ref} = u_{t,dq0} - u_{l,dq0}^{exp} \dots\dots(15)$$

This means u_{t1p_d} in (12) should be maintained at U_m while all other unwanted components must be eliminated. The compensating reference voltages in (15) are then transformed back into the abc reference frame.

By using an improved SPWM voltage control technique (since PWM control with minor loop feedback) [8], the output compensation voltage of the series VSC can be obtained.

D. Designing & Training of ANN

An ANN is essentially a cluster of suitably interconnected non-linear elements of very simple form that possess the ability of learning and adaptation. These networks are characterised by their topology, the way in which they communicate with their environment, the manner in which they are trained and their ability to process information [18]. Their ease of use, inherent reliability and fault tolerance has made ANNs a viable medium for control.

An alternative to fuzzy controllers in many cases, neural controllers share the need to replace hard controllers with intelligent controllers in order to increase control quality [19]. A feed forward neural network works as compensation signal generator. This network is designed with three layers. The input

layer with seven neurons, the hidden layer with 21 and the output layer with 3 neurons. Activation functions chosen are tan sigmoidal and pure linear in the hidden and output layers respectively.




Figure.II Network Topology of ANN

The training algorithm used is Levenberg Marquardt back propagation (LMBP). The Matlab programming of ANN training is as given below:

```
net=newff(minmax(P),[7,21,3],
{'tansig','tansig','purelin'}, 'trainlm');
net.trainParam.show = 50;
net.trainParam.lr = .05;
net.trainParam.mc = 0.95;
net.trainParam.lr_inc = 1.9;
net.trainParam.lr_dec = 0.15;
net.trainParam.epochs = 1000;
net.trainParam.goal = 1e-6;
[net,tr]=train(net,P,T);
a=sim(net,P);
gensim(net,-1);
```

The compensator output depends on input and its evolution. The chosen configuration has seven inputs three each for reference load voltage and source current respectively, and one for output of error (PI) controller. The neural network trained for outputting fundamental reference currents [20]. The signals thus obtained are compared in a hysteresis band current controller to give switching signals. The block diagram of ANN compensator is as shown in Figure III.




Figure.III Block diagram of ANN-based compensator

III. POWER-RATING ANALYSIS OF THE MC-UPQC

The power rating of the MC-UPQC is an important factor in terms of cost. Before calculation of the power rating of each VSC in the MC-UPQC structure, two models of a UPQC are analyzed and the best model which requires the minimum power rating is considered. All voltage and current phasors used in this section are phase quantities at the fundamental frequency.

There are two models for a UPQC-quadrature compensate (UPQC-Q) and inphase compensation (UPQC-P). In the quadrature compensation scheme, the injected voltage by the series-VSC maintains a quadrature advance relationship with the supply current so that no real power is consumed by the series VSC at steady state. This is a significant advantage when UPQC mitigates sag condition. The series VSC also shares the volt-ampere reactive (VAR) of the load with the shunt-VSC, reducing the power rating of the shunt-VSC.

Fig. 6 shows the phasor diagram of the scheme under a typical load power factor condition with and without a voltage sag. When the bus voltage is at the desired value ($U_t = U_r = U_0$), the series-injected voltage (U_{sf}) is zero [Fig. 6(a)]. The shunt VSC injects the reactive component of the load current I_c , resulting in unity input-power factor. Furthermore, the shunt VSC compensates for not only the reactive component, but also the harmonic components of the load current. For sag compensation in this model, the quadrature series voltage injection is needed as shown in Fig. 6(b). The shunt VSC injects I_c in such a way that the active power requirement of the load is only drawn from the utility which results in a unity input-power factor.

In an inphase compensation scheme, the injected voltage is inphase with the supply voltage when the supply is balanced. By virtue of inphase injection, series VSC will mitigate the voltage sag condition by minimum injected voltage. The phasor diagram of Fig. 7 explains the operation of this scheme in case of a voltage sag.

A comparison between inphase (UPQC-P) and quadrature (UPQC-Q) models is made for different sag conditions and load power factors in [13]. It is shown that the power rating of the shunt-VSC in the UPQC-Q model is lower than that of UPQC-P, and the power rating of the series-VSC in the UPQC-P model is lower than that of the UPQC-Q for a power factor of less than or equal to 0.9. Also, it is shown that the total power rating of UPQC-Q is lower than that of UPQC-P where the VAR demand of the load is high.

As discussed in Section II, the power needed for interruption compensation in Feeder2 must be supplied through the shunt VSC in Feeder1 and the series VSC in Feeder2. This implies that power ratings of these VSCs are greater than that of the series one in Feeder1. If quadrature compensation in Feeder1 and inphase compensation in Feeder2 are selected, then the power rating of the shunt VSC and the series VSC (in Feeder2) will be reduced. This is an important criterion for practical applications.




Fig.6.phasor diagram of quadrature compensation.
 (a)Without voltage sag.(b)With voltage sag.
 (c) phasor diagram of in phase compensation(supply voltage sag)

Based on the aforementioned discussion, the power-rating calculation for the MC-UPQC is carried out on the basis of the linear load at the fundamental frequency. The parameters in Fig. 6 are corrected by adding suffix "1," indicating Feeder1, and the parameters in Fig. 7 are corrected by adding suffix "2," indicating Feeder2. As shown in Fig. 6 and 7, load voltages in both feeders are kept constant at U_0 regardless of bus voltages variation, and the load currents in both feeders are assumed to be constant at their rated values (i.e., I_{01} and I_{02} , respectively)

$$U_{t1} = U_{t2} = U_0 \dots\dots (16)$$

$$\begin{cases} I_{t1} = I_{01} \\ I_{t2} = I_{02} \end{cases} \dots\dots(17)$$

The load power factors in Feeder1 and Feeder2 are assumed to be $\cos \varphi_1$ and $\cos \varphi_2$ and the per-unit sags, which must be compensated in Feeder1 and Feeder2, are supposed to be x_1 and x_2 , respectively.

If the MC-UPQC is lossless, the active power demand supplied by Feeder1 consists of two parts:

- 1) The active power demand of load in Feeder1;
- 2) The active power demand for sag and interruption compensation in Feeder2.

Thus, Feeder1 current (I_{s1}) can be found as

$$U_{t1} I_{s1} = U_{t1} I_{t1} \cos \varphi_1 + U_{sf2} I_{t2} \cos \varphi_2 \dots\dots(18)$$

$$(1 - x_2) U_0 I_{s1} = U_0 I_{01} \cos \varphi_1 + x_2 U_0 I_{02} \cos \varphi_2 \dots\dots(19)$$

$$(1-x_1) I_{s1} = I_{01} \cos \varphi_1 + x_2 I_{02} \cos \varphi_2 \dots\dots (20)$$

$$I_{s1} = \frac{I_{01} \cos \varphi_1}{(1-x_1)} + \frac{x_2 I_{02} \cos \varphi_2}{(1-x_1)} \dots\dots(21)$$

From Fig. 6, the voltage injected by the series VSC in Feeder1 can be written as in (22) and, thus, the power rating of this converter (S_{VSC1}) can be calculated as

$$U_{sf1} = U_{t1} \tan \theta = U_0 (1 - x_1) \tan \theta \dots\dots(22)$$

$$S_{VSC1} = 3 U_{sf1} I_{s1} = 3 U_0 (1 - x_1) \tan \theta \times \left(\frac{I_{01} \cos \varphi_1}{1-x_1} + \frac{x_2 I_{02} \cos \varphi_2}{1-x_1} \right) \dots\dots(23)$$

The shunt VSC current is divided into two parts.

1) The first part (i.e., I_{c1}) compensates for the reactive component (and harmonic components) of Feeder1 current and can be calculated from Fig. 6 as

$$I_{c1} = \sqrt{I_{11}^2 + I_{s1}^2 - 2I_{11}I_{s1} \cos(\varphi_1 - \theta)}$$

$$= \sqrt{I_{01}^2 + I_{s1}^2 - 2I_{01}I_{s1} \cos(\varphi_1 - \theta)} \dots(24)$$

Where I_{s1} is calculated in (21). This part of the shunt VSC current only exchanges reactive power (Q) with the system.

2) The second part provides the real power (P), which is needed for a sag or interruption compensation in Feeder2. Therefore, the power rating of the shunt VSC can be calculated as

$$S_{VSC2} = 3U_{11}I_{pf} = 3\sqrt{Q^2 + P^2}$$

$$= 3\sqrt{(U_{11}I_{c1})^2 + (U_{sf2}I_{12} \cos \varphi_2)^2}$$

$$= 3U_0\sqrt{I_{c1}^2 + (x_2I_{02} \cos \varphi_2)^2} \dots(25)$$

where I_{c1} is calculated in (24).

Finally, the power rating of the series-VSC in Feeder2 can be calculated by (26). For the worst-case scenario (i.e., interruption compensation), one must consider $x_2 = 1$. Therefore

$$S_{VSC3} = 3U_{sf2}I_{12} = 3x_2U_0I_{02} \dots\dots\dots(26)$$

IV. SIMULATION RESULTS

The proposed MC-UPQC and its ANN control schemes have been tested through extensive case study simulations using MATLAB/PSCAD. In this section, simulation results are presented, and the performance of the proposed MC-UPQC system is shown.




Fig.8. BUS1 voltage, series compensating voltage, and load voltage in Feeder1.

A. Distortion and sag/swell on the Bus voltage

Let us consider that the power system in Fig. 2 consists of two three-phase three-wire 380(v) (rms, L-L), 50-Hz utilities. The BUS1 voltage (u_{t1}) contains the seventh-order harmonic

with a value of 22%, and the BUS2 voltage (u_{t2}) contains the fifth-order harmonic with a value of 35%. The BUS1 voltage contains 25% sag between $0.1 \text{ s} < t < 0.2 \text{ s}$ and 20% swell between $0.2 \text{ s} < t < 0.3 \text{ s}$. The BUS2 voltage contains 35% sag between $0.15 \text{ s} < t < 0.25 \text{ s}$ and 30% swell between $0.25 \text{ s} < t < 0.3 \text{ s}$. The nonlinear/sensitive load L1 is a three-phase rectifier load which supplies an RC load of 10Ω and $30 \mu\text{F}$. Finally, the critical load L2 contains a balance RL load of 10Ω and 100mH .




Fig.9. Bus2 voltage, series compensating voltage, and Load voltage in feeder2.




Fig.10. Nonlinear Load Current, Compensating current, feeder 1 Current and capacitor voltage

The MC-UPQC is switched on at $t = 0.02 \text{ s}$. The BUS1 voltage, the corresponding compensation voltage injected by VSC1 and finally load L1 voltage are shown in Fig. 8. In all figures, only the phase *a* waveform is shown for simplicity.

Similarly, the BUS2 voltage, the corresponding compensation voltage injected by VSC3, and finally, the load L2

voltage are shown in Fig. 9. As shown in these figures, distorted voltages of BUS1 and BUS2 are satisfactorily compensated for across the loads L1 and L2 with very good dynamic response.

The nonlinear load current, its corresponding compensation current injected by VSC2, compensated Feeder1 current, and, finally, the dc-link capacitor voltage are shown in Fig. 10. The distorted nonlinear load current is compensated very well, and the total harmonic distortion (THD) of the feeder current is reduced from 28.5% to less than 5%. Also, the dc voltage regulation loop has functioned properly under all the disturbances, such as sag/swell in both feeders. One of the many solutions is the use of a combined system of shunt and Series converter like multi converter unified power quality conditioner (MC-UPQC) .compensate the supply voltage and the load current or to mitigate any type of voltage and current fluctuations sag, swell and power factor correction in a power distribution network. The control strategies used here are based on PI & ANN controller of the MC-UPQC in detail. The control strategies are modeled using MATLAB/SIMULINK. The simulation results are listed in comparison of different control strategies are shown in figures,10,11,12,13and 14.

V. CONCLUSION

The present topology illustrates the operation and control of Multi Converter Unified Power Quality Conditioner (MC-UPQC). The system is extended by adding a series VSC in an adjacent feeder. A suitable mathematical have been described which establishes the fact that in both the cases the compensation is done but the response of ANN controller is faster and the THD is minimum for the both the voltage and current in sensitive/critical load. The device is connected between two or more feeders coming from different substations. A non-linear/sensitive load L-1 is supplied by Feeder-1 while a sensitive/critical load L-2 is supplied through Feeder-2. The performance of the MC-UPQC has been evaluated under various disturbance conditions such as voltage sag/swell in either feeder, fault and load change in one of the feeders. In case of voltage sag, the phase angle of the bus voltage in which the shunt VSC (VSC2) is connected plays an important role as it gives the measure of the real power required by the load. The MC-UPQC can mitigate voltage sag in Feeder-1 and in Feeder-2 for long duration.




Fig.11 Bus1 load current, Bus2 load current, Bus1 load voltage ,Bus2 Load voltage wave forms Using ANN Controller in Mc-UPQC




Fig 12. Three phase source voltage(Va, Vb, Vc) wave form




Fig.13 load current with ANN controller




Fig.14 Load Voltage with ANN Controller

REFERENCES

- [1] Hamid Reza Mohammadi, Ali Yazdian Varjani, and Hossein Mokhtari, "Multiconverter Unified Power-Quality Conditioning System: MC-UPQC" IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 24, NO. 3, JULY 2009.
- [2] R.Rezaeipour and A.Kazemi, "Review of Novel control strategies for UPQC" Internal Journal of Electric and power Engineering 2(4) 241-247, 2008.
- [3] S. Ravi Kumar and S.Siva Nagaraju "Simulation of DSTATCOM and DVR in power systems" Vol. 2, No. 3,

- June 2007 ISSN 1819-6608 ARPN Journal of Engineering and Applied Sciences.
- [4] M.V.Kasuni Perera” Control of a Dynamic Voltage Restorer to compensate single phase voltage sags” Master of Science Thesis, Stockholm, Sweden 2007.
- [5] M. Basu, S. P. Das, and G. K. Dubey, “Comparative evaluation of two models of UPQC for suitable interface to enhance power quality,” *Elect.Power Syst. Res.*, pp. 821–830, 2007.
- [6] A. K. Jindal, A. Ghosh, and A. Joshi, “Interline unified power quality conditioner,” *IEEE Trans. Power Del.*, vol. 22, no. 1, pp. 364–372, Jan. 2007.
- [7] B. Singh, K. Al-Haddad, and A. Chandra, “A review of active power filters for power quality improvement,” *IEEE Trans. Ind. Electron.*, vol. 45, no. 5, pp. 960–971, Oct. 1999.
- [8] C. A. Quinn and N.Mohan, “Active filtering of harmonic currents in three-phase, four-wire systems with three-phase and single-phase nonlinear loads,” in *Proc. 7th IEEE APEC*, 1992, pp. 829–836.
- [9] H. Akagi, Y. Kanazawa, and A. Nabae, “Instantaneous reactive power compensators comprising switching devices without energy storage components,” *IEEE Trans. Ind. Appl.*, vol. IA-20, no. 3, pp. 625–630, May/June 1984.
- [10] Y. Komatsu and T. Kawabata, “A control method of active power filter in unsymmetrical and distorted voltage system,” in *Proc. IEEE Power Convers.*, 1997, vol. 1, pp. 161–168.
- [11] M. T. Haque, “Single-phase PQ theory,” in *Proc. 33rd IEEE PESC*, 2002, vol. 4, pp. 1815–1820.
- [12] J. M. Correa, S. Chakraborty, M. G. Simoes, and F. A. Farret, “A singlephase high frequency AC microgrid with an unified power quality conditioner,” in *Conf. Rec. 38th IEEE IAS Annu. Meeting*, 2003, vol. 2, pp. 956–962.
- [13] V. Khadkikar, A. Chandra, A. O. Barry, and T. D. Nguyen, “Application of UPQC to protect a sensitive load on a polluted distribution network,” in *Proc. IEEE PES General Meeting*, Montreal, QC, Canada, 2006, 6 pp.
- [14] V. Khadkikar, A. Chandra, A. O. Barry, and T. D. Nguyen, “Conceptual analysis of unified power quality conditioner (UPQC),” in *Proc. IEEE ISIE*, 2006, pp. 1088–1093.
- [15] M. Aredes, K. Heumann, and E. H. Watanabe, “An universal active power line conditioner,” *IEEE Trans. Power Del.*, vol. 13, no. 2, pp. 545–551, Apr. 1998.
- [16] R. Faranda and I. Valade, “UPQC compensation strategy and design aimed at reducing losses,” in *Proc. IEEE ISIE*, 2002, vol. 4, pp. 1264–1270.
- [17] G. Chen, Y. Chen, and K.M. Smedley, “Three-phase four-leg active power quality conditioner without references calculation,” in *Proc. 19th IEEE APEC*, 2004, vol. 1, pp. 829–836.
- [18] A.G. Phadke, J.S. Thorp, M.G. Adamiak, A new measurement technique for tracking voltage phasors, local system frequency and rate of change of frequency, *IEEE Trans. Power Appar. Syst.* 102 (5) (1983) 1025–1038.