S.No. |
Title |
Page |
Downloads |
1. |
Performance Evaluation of DSDV and AODV Routing Protocols On The Basis Of TCP Variants in WSN and MANET
Performance Evaluation of DSDV and AODV Routing Protocols On The Basis Of TCP Variants in WSN and MANET
Abstract: Transmission Control Protocol (TCP) provides reliability to data transferring in all end-to-end data stream services on the internet. This protocol is utilized by major internet applications. TCP was originally created to handle the problem of network congestion collapse. This paper is prepared on the performance of different TCP variants to identify the best protocol variant for network expansion. In such context, a full comprehensive simulation environment is created for evaluating the comparative performance of TCP variants like TCP NewReno, SACK, FACK, RTCP and Vegas with the routing protocol AODV and DSDV in WSN and MANET. In this paper the overall performance of WSN and MANET is analyzed by comparing on the basis of Energy, End-to-End Delay, Throughput and Packet Delivery Ratio of the network.
Key words: TCP, NewReno, SACK, FACK, RTCP, Vegas WSN and MANET.
Reference
[1] Poulomi Goswami, Dr.A.D.Jadhav "Evaluating the Performance of Routing Protocols in Wireless Sensor Networks" International Journal of Computer Technology and Electronics Engineering (IJCTEE) Volume 2, Issue 3, 2012 [2] Sachin Dahiya, Manoj Duhan, and Vikram Singh "A Comprehensive Performance Analysis of Routing Protocol For Ad-Hoc Network" IJAET ISSN: 2231-1963 Vol. 2, Issue 1, 587-593 2012. [3] S.R. Biradar, Subir Kumar Sarkar, Puttamadappa "A Comparison of the TCP Variants Performance over different Routing Protocols on Mobile Ad Hoc Networks" International Journal on Computer Science and Engineering Vol. 02, No. 02 340-344 2010 [4] Sarkar Narul I, Lol Wilford G., "A study of MANET Routing Protocols: Joint node density, packet length and mobility", ISCC, IEEE Symposium on, 515-520, 2010.
[5] C. Perkins, E. Belding-Royer, S. Das, quet, "Ad hoc On-Demand Distance Vector (AODV) Routing", RFC 3561 2003.
Shivangi Ranawat *, Vandana Pandya |
01.05 |
 |
2. |
Evaluation of Antimicrobial Activity of Leaf Extracts of Wattakaka Volubilis (L.) Stapf
Evaluation of Antimicrobial Activity of Leaf Extracts of Wattakaka Volubilis (L.) Stapf
Abstract: Leaf samples of Wattakaka volubilis were used to examine their antimicrobial potential against some human pathogenic bacteria such as Staphylococcus aureus, Bacillus subtilis and Escherichia coli fungi strains Aspergillus niger, and Candida albicans growth inhibition was observed in different volumetric concentrations of this extracts and it was effective against all the bacterial and fungal species tested. Increase in extract concentration showed appreciable decline in viable count of micro-organism indication significant bioactivity.
Key words: Wattakaka volubilis, Medicinal plants, Antimicrobial activity, Asclepiadaceae
Reference
[1] Atta, A. H. and A. Alkofahi, (1998). Anti-nociceptive and anti- inflammatory effects of some Jordanina medicinal plant extracts. J. Ethnopharmacol., 60: 117-124. [2] Glombitza, K. W., G.H. Mahran, Y. W. Mirhom, K. G. Michel and T. K. Motawi, (1994). Hypogycemic and antihyperglycemic effect of Ziziphus spinachristiin rats. Planta Medica, 60: 244-247. [3] Vats, V., J. K. Grover and S.S. Rathi, (2002). Evaluation of anti- hyperglycemic and hypo- glycemic effect of Trigonella foemum-gracecum Linn, Ocimum sanctum Linn and Pterocarpus marsupium Linn in normal and alloxanized diabetic rats. J. Ethnopharmacol., 79: 95-100. [4] Agarval, Y.S. (1996). Economic plants of India, Kailash Prakashan, Calcutta, p. 116. [5] Groove, D. C., and W. A. Randall, 1955. Assay methods of Antibiotics. Medical Encyclopedia, New York, 24-55.
A. Ramachandran, M. Senthilkumar and D. Vinothkumar |
06-10 |
 |
3. |
Measurement and Analysis of Test Suite Volume Metrics for Regression Testing
Measurement and Analysis of Test Suite Volume Metrics for Regression Testing
Abstract: Regression testing intends to ensure that a software applications works as specified after changes made to it during maintenance. It is an important phase in software development lifecycle. Regression testing is the re-execution of some subset of test cases that has already been executed. It is an expensive process used to detect defects due to regressions. Regression testing has been used to support software-testing activities and assure acquiring an appropriate quality through several versions of a software product during its development and maintenance. Regression testing assures the quality of modified applications. In this proposed work, a study and analysis of metrics related to test suite volume was undertaken. It was shown that the software under test needs more test cases after changes were made to it. A comparative analysis was performed for finding the change in test suite size before and after the regression test.
Key words: Regression Testing, Test Suite Volume, Defect Density, Defect Analysis, Defect Removal Efficiency
Reference
[1] Kan, S. H. Metrics and Models in Software
Quality Engineering, Second Edition,
Addison-Wesley, Boston, 2004.
[2] Konda, K. R. "Measuring Defect Removal
Accurately, Software Test & Performance,"
Vol. 2, No. 6, July, 2005, pp. 35-39.
[3] Gregg Rothermel, Sebastian Elbaum,
Alexey G. Malishevsky, Praveen Kallakuri
and Xuemei Qiu, "On test suite composition
and cost-effective regression testing", ACM
Transactions on Software Engineering and
Methodology (TOSEM) TOSEM Homepage
archive, Volume 13 Issue 3, Pp. 277 – 331,
July 2004.
[4] Mrinal Kanti Debbarma, Nagendra Pratap
Singh, Amit Kr. Shrivastava and Rishi
Mishra, " Analysis of Software Complexity
Measures for Regression Testing", ACEEE
Int. J. on Information Technology, Vol. 01,
No. 02, Sep 2011.
[5] Ruchika Malhotra, Arvinder Kaur and
Yogesh Singh, "A Regression Test Selection
and Prioritization Technique," Journal of
Information Processing Systems, Vol.6,
No.2, pp.235-252, Jun 2010.
S Raju and G V Uma |
11-20 |
 |
4. |
Experimental Investigation Related To Some Predicted Results Of Reliable High Frequency Radio Communication Links Between Benghazi-Libya And Cairo-Egypt.
Experimental Investigation Related To Some Predicted Results Of Reliable High Frequency Radio Communication Links Between Benghazi-Libya And Cairo-Egypt.
Abstract: In this study, the central radio propagation laboratory (CRPL) method of ionospheric prediction of the National Bureau of Standards (NBS) in U.S.A was used in practical calculations of the optimal working frequencies for reliable high frequency (HF) radio communication links between Benghazi-Libya and Cairo-Egypt. The results were drawn in the form of curves by using the computer. The computer was used to measure the received signal level variation of frequencies 11.980 MHz, 11.785 MHz which were transmitted with a power of 250 KW, 100 KW respectively from the Egypt Arabic Republic Broadcasting station in Cairo city, directed to the North Africa and South Europe regions. The measurements were taken during daytime's for winter (December, January& February) and summer (June, July & August) seasons.
Key words: The optimal working frequency, reliable HF radio communication links, the ionospheric prediction method, the National Bureau of Standards, the Central Radio Propagation Laboratory.
Reference
[1] A. Picquenard, "Radio Wave Propagation", (John Wiely & Sons, Inc., New York, USA, 1997).
[2] P. Shore, "International Radio Stations Guide", (Bernard Babani (Publishing) Ltd., London, England, 2000).
[3] The Egypt Arabic Republic Broadcasting Announcement, 2004.
[4] VLF - HF - Receiver EK070 Manual, (Rohde & Schwarz GMbh Co., Germany, 1992).
[5] Sky & Telescope Magazine, VoL 81, 110. 5 , pp. 436, no. 6, pp. 561 , no. 7 , pp. 621 , Vol. 82, no. 5 , pp. 563 ,no. G, pp. 371, no. 7, pp. 456, (Sky Publishing Corporation, Massachusetts, USA, 2002).
Mohamed Yousef Ahmed Abou-Hussein, Abdulsalam H. Ambarek |
21-28 |
 |
5. |
Optimization of Hybrid PV/Wind Energy System Using Genetic Algorithm (GA)
Optimization of Hybrid PV/Wind Energy System Using Genetic Algorithm (GA)
Abstract: In this paper, a new approach of optimum design for a Hybrid PV/Wind energy system is presented in order to assist the designers to take into consideration both the economic and ecological aspects. When the stand alone energy system having photovoltaic panels only or wind turbine only are compared with the hybrid PV/wind energy systems, the hybrid systems are more economical and reliable according to climate changes. This paper presents an optimization technique to design the hybrid PV/wind system. The hybrid system consists of photovoltaic panels, wind turbines and storage batteries. Genetic Algorithm (GA) optimization technique is utilized to minimize the formulated objective function, i.e. total cost which includes initial costs, yearly replacement cost, yearly operating costs and maintenance costs and salvage value of the proposed hybrid system. A computer program is designed, using MATLAB code to formulate the optimization problem by computing the coefficients of the objective function. The method mentioned in this article is proved to be effective using an example of hybrid energy system. Finally, the optimal solution is achieved by Genetic Algorithm (GA) optimization method.
Key words: Battery, Genetic Algorithm, Hybrid PV/Wind energy system, Optimization, Solar and wind energy
Reference
[1]. Kellogg, W.D., M.H. Nehrir, G. Venkataramanan, and V. Gerez. 1998. Generation unit sizing and cost analysis for stand-alone wind, photovoltaic, and hybrid wind/PV systems. IEEE Trans. on Energy Conversion 13(1): 70–75. [2]. Gupta, A., R.P. Saini, and M.P. Sharma. 2007. Design of an optimal hybrid energy system model for remote rural area power generation. In Proceedings of the IEEE International Conference on Electrical Engineering (ICEE 2007), Lahore, Pakistan, 1–6. [3]. Hongxing, Y., Z. Wei, and L. Chengzhi. 2009. Optimal design and techno-economic analysis of a hybrid solar–wind power generation system. Applied Energy 86: 163–169. [4]. Roman, E., R. Alonso, P. Ibanez, S. Elorduizapatarietxe, and D. Goitia. 2006. Intelligent PV module for grid-connected PV systems. IEEE Transactions on Industrial Electronics 53(4):1066–1073.
[5]. Colle, S., S. Luna, and R. Ricardo. 2004. Economic evaluation and optimization of hybrid diesel/PV systems integrated to utility grids. Solar Energy 76: 295–299
Satish Kumar Ramoji, Bibhuti Bhusan Rath, D.Vijay Kumar |
29-37 |
 |
6. |
Review Paper :Comparative Analysis Of Mother Wavelet Functions With The ECG Signals
Review Paper :Comparative Analysis Of Mother Wavelet Functions With The ECG Signals
Abstract: Electrocardiographic ECG gives the information about electrical activity of the heart captured over time by
attaching an external electrode to the skin. Now a days ECG signal is used as a baseline to determine the hearts
condition. It is very much essential to detect and process ECG signal accurately. ECG consists of various types
of noise such as muscle noise, baseline wander and power line interference etc. To remove such types of noise
wavelet transform is used. Mother wavelet is an effective tool for denoising such signals. But selection of proper
mother wavelet for the ECG signal is again a challenging task. This paper gives the survey about the wavelet
transforms useful for ECG denoising. The different wavelet transform are compared and from that we can decide
which one is more suitable.
Key words: CWT, DWT , Electrocardiogram, FFT, Heart Rate Variability, QRS, Wavelet Transform
Reference
[1] TAN Yun-fu,Du Lei, "Study on Wavelet Transform in the Processing for ECG Signals", World congress on Software Engineering, IEEE p515-518, 2009.
[2] THE WAVELET TUTORIAL by ROBI POLIKAR
[3] Nagendra H, S.Mukharji, Vinod Kumar, "Application of Wavelet Techniques in ECG Signal Processing: An Overview", International Journal of Engineering Science and Technology (IJSET), ISSN: 0975-5462, Oct 2011.
[4] S.Sumathi, Dr.M.Y. Sanavullah , "Comparative Study of QRS Complex Detection in ECG Based on Discrete Wavelet Transform",International Journal of Recent Trends in Engineering, Vol 2, No. 5, November 2009.
[5] Yamini Goyal, Anshul Jain,"Study of HRV dynamics and comparison using wavelet analysis and Pan Tompkins
algorithm",International Conference on BioMedical Computing IEEE 2012 .
Kapil Tajane, Rahul Pitale, Dr. Jayant Umale |
38-41 |
 |
7. |
An Integrated Framework For Power And ICT System Risk-Based Security Assessment
An Integrated Framework For Power And ICT System Risk-Based Security Assessment
Abstract: Power system (PS) is exposed to natural and man-related threats which may affect the security of power supply, depending on the vulnerabilities of the system to the threats themselves as well as on the pre-fault operating conditions. Threats regard not only the power components, but also the Information and Communications Technology (ICT) systems involved in PS control and protection. The resulting picture is characterized by significant uncertainties, especially as far as high impact, low probability (HILP) events (typical causes of blackout events) are concerned. These considerations call for the adoption of novel techniques to perform more in-depth security analyses, able to identify the contributions of the different threats and vulnerabilities to the overall operational risk. The paper describes a probabilistic risk-based methodology, developed within the European Union (EU) research project AFTER (A Framework for electrical power sysTems vulnerability identification, dEfense and Restoration), aiming to perform risk assessment (by means of hazard, vulnerability, and impact analysis) of the integrated power and ICT systems. Initial results of the approach are described with reference to a test system.
Key words: contingency analysis, power system security, risk assessment, power system dependences
Reference
[1] European Commission, "A European
Strategic Energy Technology Plan -
Towards a low carbon future", Nov 2007
[2] ENTSO-E, EDSO, "The European
Electricity Grid Initiative (EEGI) - Roadmap
2010-18 and Detailed Implementation Plan
2010-12", May 25, 2010
[3] European Commission, Directorate-General
for Research, "European SmartGrids
Technology Platform - Vision and Strategy
for Europe‟s Electricity Networks of the
Future", 2006 [4] ENTSO-E, European Network of Transmission System Operators for Electricity, "Technical Background and Recommendations for Defence Plans in the Continental Europe Synchronous Area", January 31, 2011
[5] U.S.-Canada Power System Outage Task Force, "August 14, 2003 Blackout in the United States and Canada: Causes and Recommendations", Final report, April 2004
Emanuele Ciapessoni, Diego Cirio, Andrea Pitto, Marino Sforna |
42-51 |
 |
8. |
Design of Mergable Flip-Flop for Low Power VLSI Circuits
Design of Mergable Flip-Flop for Low Power VLSI Circuits
Abstract: Lowering power is one of the greatest challenges facing the IC industry today. This paper reduces the clock power by using the multi-bit flip-flop. First we perform coordinate transformation to identify those flip-flops that can be merged and their legal regions. Manhattan distance is used to minimize the total wire length. Combination table is used to find the possible combination of flip-flop. Application of the multi bit flip-flop in an 8-bit adder also included in this paper.
Key words: Clock power reduction, merging multi bit flip-flop, wire length, Manhattan distance, coordinates transformation
Reference
[1] shyu Y-T,Lin M-J,Huang C-P,Lin C-W "Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops "Vol. 21 no 4 IEEE transactions on VLSI ,April 2013
[2] P. Gronowski, W. J. Bowhill, R. P. Preston, M. K. Gowan, and R. L.Allmon, "High-performance microprocessor design," IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 676–686, May 1998.
[3] W. Hou, D. Liu, and P.-H. Ho, "Automatic register banking for lowpower clock trees, in Proc. Quality Electron. Design, San Jose, CA, Mar. 2009, pp. 647–652. [4] D. Duarte, V. Narayanan, and M. J. Irwin, "Impact of technology scaling in the clock power," in Proc. IEEE VLSI Comput. Soc. Annu. Symp., Pittsburgh, PA, Apr. 2002, pp. 52–57. [5] H. Kawagachi and T. Sakurai, "A reduced clock-swing flip-flop (RCSFF) for 63% clock power reduction," in VLSI Circuits Dig. Tech. Papers Symp., Jun. 1997, pp. 97–98
Nithya S, Mr. G. Pratheep |
52-55 |
 |
9. |
Total Harmonic Distortion Analysis of Three Phase Nonlinear Load Using H-Bridge Vsi Topology Based_ Dstatcom
Total Harmonic Distortion Analysis of Three Phase Nonlinear Load Using H-Bridge Vsi Topology Based_ Dstatcom
Abstract: This paper presents the detailed model, control and simulation of H-Bridge VSI topology based DSTATCOM. It also describes the control of multilevel inverter supplied by Photovoltaic system and a battery bank which is connected to the supply system. It is well known that the Power Quality of the Multililevel Inverter signals depends upon the number of levels. Basic structure and operating principle of the Cascaded H-Bridge Multilevel Inverter are explored. The phase shifted SPWM is used for reducing the lower order harmonics of the output voltage and the Park's transformation is employed to decouple the active and reactive power components for regulating the compensation power. The controller equations are such that the phase shifted SPWM pulses are generated automatically for any number of levels. The effectiveness of the proposal method is evaluated in simulation by using Matlab/Simulink. The results of the simulation are analyzed and discussed.
Key words: PV Cell, DSTATCOM, Power Quality Level shifted Pulse width modulation (LSPWM), Phase shifted Pulse width modulation (PSPWM), Proportional-Integral (PI) control, Voltage source inverter (VSI).
Reference
[1] Tzeng-Shong Yeh, Huang-Fu Jhu and Hsiao-Wei Sung, "Modelling and Control of 3-Phase Multilevel Inverter-based STATCOM", IEEE Trans. Power Electron., 2010.
[2] B.Housseini, R.Beguenane, F.A.Okou and M.A.Tankari, "Advanced Multilevel Control Strategy for Induction Motor Drive Utilization of PV-Battery Standalone System and Total Harmonic Distortion Analysis", IEEE Trans. Power Electron., 2012.
[3] K.A Corzine, and Y.L Familiant, "A New Cascaded Multi-level H-Bridge Drive," IEEE Trans. Power.Electron., vol.17, no.1, pp.125-131. Jan 2002.
[4] T.A.Maynard, M.Fadel and N.Aouda, "Modelling of multilevel converter," IEEE Trans. Ind.Electron., vol.44, pp.356-364. Jun.1997.
[5] P.Bhagwat, and V.R.Stefanovic, "Generalized structure of a multilevel PWM Inverter," IEEE Trans. Ind. Appln, Vol.1A-19, no.6, pp.1057-1069, Nov./Dec..1983.
T. Santosh Kumar, Dr. K. B. Madhu Sahu, Ch. Krishna Rao |
56-62 |
 |
10. |
Deadline-Based Scheduling Algorithm for Divisible-Load in Grid Computing
Deadline-Based Scheduling Algorithm for Divisible-Load in Grid Computing
Abstract: The divisible load model is motivated by divisible load theory, where both communication and computation can be arbitrarily divisible into as many independent partitions as required and facilitates a good approximation for many real-world application systems such as those arising in large physics experiments. Scheduling an application with divisible load in data grid is significantly important because of its dynamic nature. Therefore, this paper presents DBSA scheduling model to provide deterministic QoS to arbitrarily divisible applications executing in a grid environment. In addition, the simulation uses a more realistic platform and provides an analysis of the algorithm for homogeneous platforms and presents the comparison results with multi-round algorithm known as UMR (Uniform Multi Round) based on two factors cost and makespan. The simulation result shows that the proposed DBSA minimizes the makespan, cost and balance the load more efficiently.
Key words: Divisible Load Theory (DLT), Quality of Service (QoS), UMR (Uniform Multi Round).
Reference
[1] Jennifer M. Schopf, "Ten actions when grid scheduling - The User as a Grid Scheduler", http://www.mcs.anl.gov/uploads/cels/papers/P1076.pdf.
[2] D. Thilagavathi and Dr. Antony Selvadoss Thanamani, "HEURISTICS IN GRID SCHEDULING" International Journal of Advanced Research in Computer Engineering & Technology (IJARCET),Volume 2 Issue 8, August 2013. [3] Thomas G. Robertazzi and Dantong Yu, Multi-Source Grid Scheduling for Divisible Loads, 40th annual conference on information sciences and systems, princeton university, march 22–24, 2006. [4] D. Yu and T. G. Robertazzi, "Divisible Load Scheduling for Grid Computing", the 15th IASTED International Conference on Parallel and Distributed Computing And Systems, November, 2003, Marian Del Rey, CA, USA. [5] K. Ranganathan, I. Foster, "Decoupling Computation and Data Scheduling in Distributed Data-Intensive Applications," 11th IEEE International Symposium on High Performance Distributed Computing, 2002.
Prashant Ku. Chandan, Yashwant Singh Patel, Moumita Ghosh, Sarita Das, Manoj Ku. Mishra |
63-68 |
 |
11. |
An Automated System To Classify Alloy Steel Surface Using Contourlet Transform
An Automated System To Classify Alloy Steel Surface Using Contourlet Transform
Abstract: Surface defect detection of metallic surfaces is a major challenge in any manufacturing industry. In this paper, an automated system to classify alloy steel surface based on contourlet transform is presented. As the contourlet transform is a multi resolution analysis, texture present in alloy steel surface is represented in various scales and directions. The image is decomposed at various scales and directions and the energy features are extracted. By analyzing the energies from the trained images, the best set that distinguishes the surface into defect or non defect is chosen for classification. The classification results are evaluated on the given set of images of alloy steel surface and the performance of the system is evaluated.
Key words: Contourlet transform, Image classification, Energy features, Alloy steel surface.
Reference
[1] Zheng, Hong, Ling Xue Kong, and Saeid
Nahavandi. "Automatic inspection of
metallic surface defects using genetic
algorithms." Journal of materials processing
technology 125 (2002): 427-433.
[2] Du-Ming Tsai,Yuan-Ze Univ., Taoyuan
,Taiwan,Yung Chiang and Ya Hui Tsai,
2012, A shift tolerant dissimilarity measure
for surface defect detection, IEEE Transactions on Industrial Informatics,vol.8, no.1, pp 128 – 137.
[3] Du-Ming Tsai ,Yuan-Ze Univ, Taoyuan and Taiwan Jie-Yu Luo, 2011, Mean shift based defect detection in multicrystalline solar wafer surfaces, IEEE Transactions on Industrial Informatics, vol.7, no.1, pp 125 – 135.
[4] Ghorai.S, Singh. R and Gangadaran. M, 2012, Wavelet versus contourlet features for automatic defect detection on hot rolled steel sheet, Third International Conference on Emerging Applications of Information Technology (EAIT), pp 149 – 152.
[5] Jiwon Choi and Changick Kim, 2012, Unsupervised detec-tion of surface defects: A two-step approach, 19th IEEE International Conference Image Processing (ICIP), pp 1037 – 1040.
Mr.N.Vimalraj, Dr.B.Giriraj |
69-72 |
 |
12. |
Design And Implementation Of Anthropomorphic Robotic Arm
Design And Implementation Of Anthropomorphic Robotic Arm
Abstract: The report focuses on the design and demonstration of an anthropomorphic robotic arm with seven degrees of freedom using readily available low-cost components to perform different real time human hand applications. The robotic arm consists of a shoulder, elbow, wrist and a five-finger gripper. It can perform different gripping actions, such as lateral, spherical, cylindrical and tip-holding gripping actions; each finger has three movable links. The actuator used for the robotic arm is a high torque dc servo motor and the five-finger gripper consists of five cables placed like tendons in the human arm. Implementation is done using a human hand glove which senses the motion from sensor technology to produce a proportional analog voltage, digitized via the microcontroller Atmel ATmega32. The microcontroller then through the processed signal controls the mechanical structure that is the robotic arm.
Key words: Actuator, Anthropomorphic, Degree of Freedom, Microcontroller, Sensor Technology,
Reference
[1] Nicholas Thayer and Shashank Priya, "Design and implementation of a dexterous anthropomorphic robotic typing (DART) hand", IOP Science Journal on smart material structure, 20(3), 2011.
[2] Haiying Hu, Jiawei Li, Zongwu Xie, Bin Wang, Hong Liu and Gerd Hirzinger "A Robot Arm/Hand Teleoperation System with Telepresence and Shared Control", Proceedings of the 2005 IEEE/ASME International Conference on Advanced Intelligent Mechatronics, July, 2005, 24-28.
[3] Pantelis T. Katsiaris, Panagiotis K. Artemiadis and Kostas J. Kyriakopoulos, "Modeling Anthropomorphism in Dynamic Human Arm Movements", IEEE International Conference on Robotics and Automation, Oct 2010, 3507 - 3512.
[4] Zhe Xu, Vikash Kumar, Yoky Matsuoka and Emanuel Todorov, "Design of an anthropomorphic robotic finger system with biomimetic artificial joints", IEEE International Conference on Biomedical Robotics and Biomechatronics, 2012, 568 - 574.
[5] Sebastian Klug1, Bernhard Möhl2, Oskar von Stryk1 and Oliver Barth, "Design and Application of a 3 DOF Bionic Robot Arm", Proc. AMAM, 2005, September 25-30, 2005.
Ashish Sharma, Kelvin Lewis, Vaqar Ansari, Vivian Noronha |
73-79 |
 |
13. |
Prediction of the Discharge Coefficient for a Cipolletti Weir with Rectangular Bottom Opening
Prediction of the Discharge Coefficient for a Cipolletti Weir with Rectangular Bottom Opening
Abstract: The hydraulic characteristics of a Cipolletti weir with rectangular bottom opening were investigated in this study. The work was carried out using an existing experimental setup of a flume with storage and re-circulating tanks, a pump, a flow meter and a piping system with valves. Thirty nine physical models were made for the Cipolletti weir with rectangular bottom opening with different geometrical dimensions called hereafter as configurations. Experimental measurements were taken for each configuration for different flow values to find the actual discharge, the head over the weir and the head of the approaching flow. For each configuration the data set were analyzed in order to find the discharge coefficient using equation, derived for the combined flow over the weir and from the bottom rectangular opening. All the flow cases tested were for free flow over the weir and sub-critical flows. Dimensional analysis was made to relate the discharge coefficient with different geometrical and flow variables using artificial neural networks modeling. The correlation coefficient found for the predicted values of the discharge coefficient is (r=0.88).
Key words: Cipolletti weir, Bottom opening, Discharge Coefficient, Artificial Neural Networks, Physical modeling.
Reference
[1] AL-Suhaili, R.H. and,Auda,
M.(2000),"Evaluation of Under Sluice
Efficiency of Al- Duloyah Project", Journal of
Engineering Science. Volume (7)No.( 2 ).
[2] AL-Hamid, A.A., Husain, D., and Negm,
A.A.M,(1996-a),"Discharge Equation for
Simultaneous Flow over Rectangular Weirs
and Below Inverted Triangular Weirs", Arab
gulf journal of scientific research,14(3),pp.
595-607.
[3] AL-Hamid, A.A., Negm A.A.M., and ALBrahim
A.M. (1996-b), "Discharge Equation
for Proposed Self-Cleaning Device ",J. King
Saud Univ.,Vol.9, Eng. Sci.(1), pp. 13-24.
[4] Negm, A.A.M.,(1998),"Characteristics of
Combined Flow over Weirs and below
Submerged Gates with Unequal Contractions",
Poster session,ICHE,1998,Cotbus.
[5] Negm, A.A.M, AL-Brahim, A.M., and ALHamid
A.A.(2002),"Combined Free Flow over
Weirs and below Gates", Journal of hydraulic
research, Vol. (40), No. (3).
Rafa H. Al-Suhili and Alan Jalal Shwana |
80-89 |
 |
14. |
Review of Matrix Decomposition Techniques for Signal Processing Applications
Review of Matrix Decomposition Techniques for Signal Processing Applications
Abstract: Decomposition of matrix is a vital part of many scientific and engineering applications. It is a technique that breaks down a square numeric matrix into two different square matrices and is a basis for efficiently solving a system of equations, which in turn is the basis for inverting a matrix. An inverting matrix is a part of many important algorithms. Matrix factorizations have wide applications in numerical linear algebra, in solving linear systems, computing inertia, and rank estimation is an important consideration. This paper presents review of all the matrix decomposition techniques used in signal processing applications on the basis of their computational complexity, advantages and disadvantages. Various Decomposition techniques such as LU Decomposition, QR decomposition , Cholesky decomposition are discussed here.
Key words: Cholesky Decomposition, LU decomposition, Matrix factorization, QR decomposition.
Reference
[1] http://en.wikipedia.org/wiki/Signal_processing
[2] E. W. Weisstein. Matrix decomposition. MathWorld–A Wolfram Web Resource. [Online]. Available:
a. http://mathworld.wolfram.com/MatrixDecomposition.html
[3] Steven Chapra and Raymond Canale, Numerical methods for Engineers, Fourth Edition,Mcgraw Hill, 2002.
[4] Mathworks, "Users Guide Filter Design Toolbox", March-2007.
[5] R.Barett,templates for the solution of linear systems: building blocks for iterative method, second ed.SIAM,1994.
Monika Agarwal, Rajesh Mehra |
90-93 |
 |
15. |
Galois Field Based Very Fast and Compact Error Correcting Technique
Galois Field Based Very Fast and Compact Error Correcting Technique
Abstract: As the technology is improving the memory devices are becoming larger, so powerful error correction codes are needed. Error correction codes are commonly used to protect memories from soft errors, which change the logical value of memory cells without damaging the circuit. These codes can correct a large number of errors, but generally require complex decoders. In order to avoid this decoding complexity, in this project it uses Euclidean geometry LDPC codes with one step majority decoding technique. This method detects words having error in the first iteration of the majority logic decoding process and reduces the decoding time by stopping the decoding process when no errors are detected as well as reduces the memory access time. And the result obtained through this technique also proves that it is an effective and compact error correcting technique.
Key words: Error correction codes, Euclidean geometry low density parity check codes, memory, majority logic decoding.
Reference
[1] De Hon. J "Deterministic addressing of nano scale devices assembled at sublithographic pitches" vol.4 no6 IEEE trans. nano technology,2005. [2] Kim.j and Kish.L "Error rate in current-controlled logic processors with shot noise" vol.4 no.1 IEEE trans, 2004. [3] Kou.Y and Lin.S "Low density parity check codes based on finite geometries" vol.47 no.7 IEEE trans,2001. [4] Lin.S and Costello.D.J "Error control coding" vol.40 no.2 IEEE trans,2004. [5] Liu.S,Reviriego.P and Maestro.J "Efficient majority logic fault detection with difference-set codes for memory applications" vol.20 no.1 IEEE trans ,2012.
Alin Sindhu.A, Pratheep.G |
94-97 |
 |
16. |
Dynamically Reconfigurable Processor for Floating Point Arithmetic
Dynamically Reconfigurable Processor for Floating Point Arithmetic
Abstract: Recently, development of embedded processors is toward miniaturization and energy saving for ecology. On the other hand, high performance arithmetic circuits are required in a lot of application in science and technology. Dynamically reconfigurable processors have been developed to meet these requests. They can change circuit configuration according to instructions in program instantly during operations.This paper describes, a dynamically reconfigurable circuit for floating-point arithmetic is proposed. The arithmetic circuit consists of two single precision floating-point arithmetic circuits. It performs double precision floating-point arithmetic by reconfiguration. Dynamic reconfiguration changes circuit construction at one clock cycle during operation without stopping circuits. It enables reconfiguration of circuits in a few nano seconds. The proposed circuit is reconfigured in two modes. In first mode it performs one double precision floating-point arithmetic or else the circuit will perform two parallel operations of single precision floating-point arithmetic. The new system design reduces implementation area by reconfiguring common parts of each operation. It also increases the processing speed with a very little number of clocks.
Reference
[1] Yukinari Minagi , Akinori Kanasugi , "A Processor With Dynamically Reconfigurable Circuit For Floating-Point Arithmetic". World Academy of Science, Engineering and Technology 68, 2010. [2] H. Shimada, Y. Hayakawa and A. Kanasugi, "An Architecture of Dynamically Reconfigurable Arithmetic Circuit", Proc. of 2009 Int. Conf. on Electronics Packaging, pp.963-966, 2009. [3] M J. Myjak, J. G. Delgado-Frias, "A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance", IEEE Trans. on VLSI Systems, vol.16, no.1, pp.14-23, Jan 2008. [4] T. J. Todman, et al, "Reconfigurable computing: architectures and design methods", IEEE Proc.-Computers & Digital Techniques, vol. 152, no. 2, pp. 193 - 207, 2005. [5] Xilinx, San Jose, CA, "Virtex-4 family overview," Literature NumberDS112, Feb. 2007, vol. 1.5 [Online]
S. Anbumani, R. Kavin, D. Sudharsan |
98-102 |
 |