HOME   ||   EDITORIAL BOARD   ||   INDEXING   ||   PROCESSING CHARGES   ||   PEER REVIEW PROCESS   ||   CONTACT US  
Anybody can submit their paper by mailing at ijera.editor@gmail.com. IJERA is UGC Approved Journal.
ISO

CALL FOR PAPER

PAPER SUBMISSION

WHY CHOOSE IJERA

AUTHOR INSTRUCTIONS

STATISTICS

UNIVERSITY AFFILIATES

CHECK PAPER STATUS

FAQ

CURRENT ISSUE

IJERA ARCHIVE

CALL FOR CONFERENCE

UPCOMING CONFERENCE

SPECIAL ISSUE ARCHIVE

MODEL PAPER

COPY RIGHT FORM

COPYRIGHT INFRINGEMENT

JOURNAL ETHICS

qrcode

    Volume 1 2 3 4 5 6 7

S.No. Title Page Downloads
1. ENHANCING BER PERFORMANCE FOR OFDM
Amol G. Bakane, Prof. Shraddha Mohod
01-05 pdf
2. Design of ARM Based Embedded System for Industrial Application Using TCP/IP Network
Bhushan R. Khangare,Mrs,A. P. Rathakanthiwar
06-10 pdf
3. Digital Image Steganography Using Integer Wavelet Transform On ARM Processor Platform
Mr. Omkar A. Mane*, Dr. S. M. Deokar
11-16 pdf
4. FPGA Implementation of Viterbi Decoder Using Modified Register Exchange Method - An Overview
Surekha Shahare, Dr. S.B.Pokle
17-21 pdf
5. USB to USB and Mobile Data Transfer Without Connecting to PC Using Arm Processor
Sonal N. Kawale, Rahul Dhuture
22-25 pdf
6. Design of Arithmetic Unit for High Speed Performance Using Vedic Mathematics
Rahul Nimje, Sharda Mungale
26-31 pdf
7. Voice Controlled Automated Wheelchair
Kruthik Siddeswarappa, Santosh Hirve, Archana Kumari, Yateesh Lulla
32-37 pdf
8. Design and Development of Remote Monitoring and Controlling System Based on Embedded Web Technology
Pooja Kullarkar, Kanchan Dhote
38-42 pdf
9. A Development on Brain - Machine Interaction Using Brain Waves Electric Signal
Pallavi Shelke, Kanchan Dhote
43-46 pdf
10. Generation of Mathematical Models for various PQ Signals using MATLAB
Ms. Ankita Dandwate, Dr. Prof. K. B. Khanchandani
47-51 pdf
11. CMOS Implementation of Reliable Synchronizer for Multi clock domain System-on-chip
Vivek khetade, Dr. S.S. Limaye2 Sarang Purnaye
52-57 pdf
12. Design of 8 Bit Vedic Multiplier for Real & Complex Numbers Using VHDL
Mr.Swaroop A. Gandewar, Prof. Mamta Sarde
58-61 pdf
13. Enhancement of Power System Performance using FACTS Devices
Mr.C.S.Hiwarkar, Dr.P.G.Burade
62-67 pdf
14. Design of enhanced speed Blowfish Algorithm for cryptography with merged encryption & decryption in VHDL
Mr.Tushar Joshi, Mr. Ravindra Yadav, Mr. Utsav Malviya
68-71 pdf
15. Sonographic Image Quality Enhancement And Assessment Using Segmentation Technique
Vidya G. Dahake, M.S.Pawar, S.N.Nitnaware
72-78 pdf

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Go Top